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Abstract
This thesis discusses the operation of the grid-tied modular multilevel
converters (MMC) applied to dc power transmission, particularly in the
medium and high-voltage applications. First, it is presented the evolu-
tion of the power converters used on the high-voltage dc transmission
field (HVdc) with special focus on the modular multilevel-based power
converters.
Then, due to the intrinsic nature of the converter, besides the con-
trol requirements for its dc and ac buses interactions, its energy storage
should be carefully managed in order to achieve a safe and knowledge-
able operation of this power converter. Hence, its control requirements
are presented and mathematically supported. Moreover, the progres-
sive design and validation of its control loops are addressed in this thesis
by means of the converter simulation over a broad range of operating
conditions.
One key-point factor of the MMC performance is the strategy fol-
lowed to modulate the voltages generated on its arms. In this vision,
different modulation techniques were combined with peculiar zero se-
quence signals in order to analyze their impact on the voltages across
the converter arms and its intrinsic performance. This study was also
complemented by different procedures followed to balance the energy
storage of its capacitors. A transversal research question of this voltage
source converter topology is its efficiency. Then, besides the analysis of
the ac power flow impact on the power losses produced by its semicon-
ductors, a mathematical expression is deduced and proposed that can
describe the power losses produced semiconductors, over a broad range
of the MMC’s of operating conditions.
Finally, the possible degrees of freedom of an half-bridge-based MMC
are explored whenever it is operating in the static synchronous com-
pensation (STATCOM) mode. Depending on the converter operation
aspect requiring optimization, the voltage across its dc poles can be
adjusted to achieve an improved performance of the MMC.
Resumen
La presente tesis trata del funcionamiento de los convertidores mod-
ulares de multinivel (MMC) usados en la transmisio´n de corriente con-
tinua, en particular en las aplicaciones de media y alta tensio´n. En
primer lugar, se presenta la evolucio´n de los convertidores de poten-
cia utilizados en el campo de transmisio´n de corriente continua de alta
tensio´n (HVdc) con especial atencio´n a los convertidores de potencia
basados en varios niveles.
Debido a la naturaleza intr´ınseca del convertidor, adema´s de los req-
uisitos de control para sus interacciones de los buses DC y AC, su alma-
cenamiento de energA˜a debe ser manejado cuidadosamente para lograr
un funcionamiento seguro de este convertidor. Por lo tanto, sus requisi-
tos de control son presentados y apoyados matema´ticamente. Adema´s,
el disen˜o progresivo y la validacio´n de sus bucles de control se abordan
en esta tesis mediante la simulacio´n del convertidor en una amplia gama
de condiciones de funcionamiento.
Un factor clave del rendimiento del MMC es la estrategia seguida
para imponer los voltajes generados en sus ramas. Por esta razo´n se
combinaron diferentes te´cnicas de modulacio´n con sen˜ales de secuen-
cia cero para las ramas del convertidor y se estudio´ el rendimiento de
este equipo. Este estudio tambie´n se complemento´ con diferentes pro-
cedimientos seguidos para equilibrar el almacenamiento de energ´ıa de
sus condensadores. Una cuestio´n de investigacio´n transversal de esta
topolog´ıa de convertidor de tensio´n es su eficiencia. Luego, adema´s de
la ana´lisis del tra´nsito de potencia AC sobre las pe´rdidas de produci-
das por sus semiconductores, se deduce y se propone una expresio´n
matema´tica que puede describir las pe´rdidas de potencia producidas
por semiconductores, sobre una amplia gama de condiciones de fun-
cionamiento de la MMC. Por fin, se exploran los posibles grados de
libertad de un MMC con submo´dulos basados en medio puente cuando
esta´ operando en el modo de compensacio´n esta´tica (STATCOM). De-
pendiendo de la operacio´n del convertidor y la variable que se requiera
para ser optimizada, se puede ajustar la tensio´n entre sus polos DC
para lograr un desempen˜o superior del convertidor.
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Chapter 1
Introduction
1.1 Context
A DC grid based on multi-terminal voltage-source converter is a newly
emerging technology, which is particularly suitable for the connection of
offshore wind farms. Multi-terminal DC grids will be the key technology
for the proposed European offshore SuperGrid.
At the moment, there is a lack of operational experience and of skilled
engineers in DC grids in Europe. The Seventh Framework Programme
of the European Union has provided funding to MEDOW to operate
as a Marie Curie Initial Training Network. The network aims not only
to address technical challenges but also to train and develop promising
early-career researchers so as to form a pool of expertise in the field and
to develop researchers with technical and transferable skills, private
sector experience and an established network of contacts. This will
give them the opportunity to undertake successful research careers with
impact in a field in which is shaped by industry demand. It will also help
to address the current and future skills shortage in power and energy
engineering.
The network’s research covers four broad areas: connection of off-
shore wind power to DC grids (work package 1); investigation of volt-
11
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age source converters for DC grids (work package 2); relaying protec-
tion (work package 3); and interactive AC/DC grids (work package 4).
MEDOW researchers are studying DC power flow, DC relaying pro-
tection, steady state operation, dynamic stability, fault-ride through
capability, and the impacts of DC grids on ac grid operation. System-
atic comparison of DC grid topologies, stability control strategies for
offshore wind power transmission and onshore AC grid interconnection
are been accomplished in various simulation platforms and experimen-
tal test rigs. The project’s anticipated achievements will contribute to
integrating offshore wind power into the onshore AC grids of European
countries and to the European SuperGrid.
The MEDOW consortium consists of five universities and five in-
dustrial organizations. The combination of academic and private sector
partners not only contributes to the individual researchers’ training and
development but also serves to foster greater ties between industry and
academia in this important development area.
1.2 Objectives and scope of the thesis
The framework of the thesis it is focused on the investigation of volt-
age source converters for dc grids, particularly on the modular multilevel
converter (MMC) performance, which is inserted into MEDOW’s work
package 2. Several operating aspects of the MMC are investigated in
different chapters of the thesis in accordance with the structure pointed
out in the Figure 1.1.
The analysis performed on the MMC for power system applications
field responds to the following objectives:
 Analysis the different voltage source converter (VSC)
topologies introduced in the literature over the years
to be applied on the high-voltage dc transmission field
(HVdc). A detailed description of the evolution of the VSC-
HVdc topologies is given. Starting from the two-level VSC to the
MMC solution, the current state-of-the-art, this study shows the
12
1.2 Objectives and scope of the thesis
P
A
R
T
 I
In
tro
d
u
ctio
n
 &
 
L
iteratu
re R
ev
iew
P
A
R
T
 II
M
ath
em
atical 
A
n
aly
sis
P
A
R
T
 III
P
erfo
rm
an
ce 
A
n
aly
sis
P
A
R
T
 IV
F
eatu
res &
 
ap
p
licatio
n
s
P
A
R
T
 V
O
u
tco
m
e
VSC-HVDC 
State of  the 
Art
Operation & 
Control
Modeling
Arm 
modulation
Cell selection
EfficiencySTATCOM
PhD final 
remarks
2. HVdc: past and present
3. Modular Multilevel Converters:
Operation and control
4. Modeling techniques
5. Modulation techniques
6. Discontinuous ZSS
7. Cell selection methods
8. Converter efficiency
9.  STATCOM
10. Final remarks
Figure 1.1: Thesis outline.
13
Chapter 1 Introduction
trend towards the half-bridge-based MMC systems. This objec-
tive is identified on the thesis structure as the ”Part I: Introduc-
tion and literature review”.
 Design of the control loops for the three-phase-based
modular multilevel converters. Due to the converter com-
plexity, first it is emphasized the electric variables that should be
controlled in order to reach a safe and knowledgeable operation of
this power equipment are emphasized. Then, in accordance with
the control requirements of the MMC, the control methodology is
described and mathematically supported. The control approach
is then validated during the balanced and unbalanced grid voltage
conditions. This goal comprises the Part 2 of thesis, namely the
”Operation and control of the MMC”.
 Analysis of the time performance and accuracy of the
MMC models. The literature reveals that the complexity of
the MMC models can be categorized in several groups from the
most to the least accurate. This work analyses two common mod-
els and, in addition, two converter mathematical models and their
features are proposed. The validation of those models is accom-
plished in simulation, by means of steady-state and ac fault be-
havior analysis. This task is included in the Part 3 of the thesis,
specifically, the ”Performance analysis of the converter”.
 Analysis of different modulation techniques applied to
the medium voltage-MMC-based arm voltage orchestra-
tion. A detailed description of several arm voltage modulations is
presented. The study is based on the aggregation between several
modulation schemes with different zero sequence signals injection,
and the corresponding impact on the steady-state performance of
the converter. The assessment consisted of analyzing its harmonic
content, capacitor’s voltage ripple and its global efficiency. This
task is situated in the Part 3 of the thesis, specifically, the ”Per-
formance analysis of the converter”.
14
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 Impact analysis of the different strategies followed to
rotate the inserted capacitors on the converter perfor-
mance. The methodology used to balance the energy balance
among the capacitors placed in the same stack greatly affects the
converter performance. Therefore, several cell selection techniques
present in the literature are studied. Moreover, a strategy is also
proposed and validated that can further reduce the semiconduc-
tor’s power losses and ergo increase the converter efficiency. This
task is situated in Part 3 of the thesis, specifically, the ”Perfor-
mance analysis of the converter”.
 Mathematical model of the MMC-HVdc-based semicon-
ductor’s power losses. The aim of this work is to propose a
mathematical model that can describe the power losses produced
by the MMC semiconductors over a broad range of steady-state
operating conditions. Thus, a polynomial-based expression that
reaches the estimation of the switches’ power losses is concluded,
and its parameters are adjusted in accordance with the power
quadrant that the MMC is operating. This goal comprises Part
IV of thesis, namely the ”Features & applications”.
 Analysis of HVdc-design-based half-bridge MMC on the
STATCOM operation. In case of a strongly interconnected
ac and dc network, the dc transmission grids are expected to
be re-structured over the time in order to maximize the global
power transmission efficiency. Therefore, it is expected that some
MMC-terminals may get isolated from the dc grids and, hence, the
voltage across their dc poles’ becomes adaptable. This work inves-
tigates the degrees of freedom of the converter dc poles voltage in
terms of the converter control and on its operation performance.
Then, superior converter performance is achievable whenever its
dc voltage value is adjusted. This objective is identified in the
thesis structure as the ”Part IV: Features & applications”.
15
Chapter 1 Introduction
1.3 Thesis related work and activities
In this section, an overview of the chronological activities developed
during the PhD thesis is outlined.
In October 2013, the author moved from Porto (POR) to Barcelona
(ESP) to start his doctoral studies in the context of the MEDOW
project. The author was hosted at the company designated as Control
Intel·ligent de l’energia (short name CINERGIA). In addition, the PhD
degree is being completed at the Escuela Te´cnica Superior de Ingenier´ıa
Industrial de Barcelona (ETSEIB) part of the Polytechnic university of
Catalonia (UPC), in accordance with the MEDOW project agreement.
Since the start of the doctoral studies in Barcelona, the author fol-
lowed his work-plan to different countries to undertake collaborative
work with the various partners of the project. In particular with the
Porto University (Portugal), Cardiff University (Wales-UK), KU Leu-
ven (Belgium) and State Grid (China). From May to September 2014,
the author received specific training at the Faculty of Engineering of
Porto University, relating to the study of the power losses generated
by the semiconductors. The study was complemented with the coach-
ing in electro-magnetic transient Synopsis/ Saber software. The tasks
developed by the author were related to the impact of the semiconduc-
tors model on the modular multilevel converter efficiency carried out in
the Synopsis/ Saber software. From May to July 2015, the author was
enrolled at Cardiff University to collaborate with local researchers. Dur-
ing this period, the author performed a comparative analysis between
the frequency support provided by the conventional two-level converters
and the modular multilevel converter. In May 2016 the author visited
the China Electric Power Research Institute (CEPRI- State Grid) in or-
der to finish a collaborative project between UPC and CEPRI related
to simplified MMC models to reduce the simulation lengths.
In parallel to the training and research activities, the author was also
assigned with the supervision of a dissertation carried out by a MSc
student. The MSc dissertation focused on laboratory implementation
of a full-bridge-based MMC cell.
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HVdc: past and present
The acceptance of high-voltage direct current (HVdc) technology in
power grids is rapidly growing. Since the first HVdc link was com-
missioned in the 1950s, several projects and technologies have been
developed and have embraced on this field, namely line-commutated
converter (LCC) technologies (Classic HVdc) and the more recent self-
commutated semiconductor based technologies (voltage source converter
VSC).
Due to the intrinsic features of the LCC and VSC technologies, the
former have grown in the HVdc field, either in voltage and power rat-
ings. As a result, converter stations have become more efficient along
the way. LCC technology is by far the most mature solution for trans-
porting power over large distances. However, due to the recent devel-
opments in multi-terminal dc grids and the introduction of the modular
and multilevel converter, VSC-based technologies also play an impor-
tant role on the field.
2.1 HVdc evolution
Electric conversion from ac to the dc field started in the late 19th
century. By 1880 Thomas Edison was trying to improve incandescent
light bulb filaments so as to have more durable materials and longer
lifetimes. However, in one of his experiments where he was trying to
understand the reason for the uneven blackening of bulbs in his incan-
descent lamps, he added a metallic foil to the bulb (darkest near the
positive terminal of the filament) and connected it to the positive pole
17
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of a voltage source (see Figure 2.1). With his action, Edison surpris-
ingly discovered the flow of an electric current on the added foil. The
existence of this electrical current exceptionally when the metallic base
was connected to the positive pole of the battery, was classified as the
first attempt of an unidirectional current flow converter: namely an ac
to dc converter [1].
Figure 2.1: Circuit demonstrating the Edison effect.
This effect was further studied and explored by several physicians
such as Owen Willans Richardson (1900) and Peter Cooper-Hewitt who
added mercury gas into the bulb and improved the light bulb developed
by Edison in 1901 [2]. This development started the roadmap of the
mercury-arc-based rectifiers. However, the technology breakthrough
was not smooth and several power electronic devices were developed
afterwards. In 1957, silicon-based power electronic devices were intro-
duced, namely the thyristor [2, 3]. The development of the insulated-
gate bipolar transistor (IGBT) in the late 1980s also started the voltage
sourced converter trend in the field of HVdc [4].
The next sections present the major breakthroughs in the HVdc field
due to the evolution of conversion methods settled by mercury arc
valves, thyristors (HVdc classic) and IGBT-based (VSC-HVdc) power
converters.
2.1.1 The Mercury-arc valve HVdc System
The development of mercury-arc valves started opening new horizons,
such as power transmission in dc. Due to its construction limitations,
18
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several challenges arose in experimental projects that motivated on-
going development of the technology until the first commercial HVdc
link was commissioned in Germany, named the Elbe-Project [3, 5, 6] in
1941. As mercury-arc valves were maturing, namely the development
of the power and voltage rating of the devices, the power converters
were capable of transmitting more power. This fact was progressively
developed and it reached its golden years in the 1960s with the highest
rated power and transmission line voltage project achieved in the Pacific
DC Intertie HVdc link with 1.62 GW and ±400 kV respectively [7].
However, the development of the semiconductor-based switches changed
the paradigm of the HVdc.
2.1.2 HVdc classic
The introduction of silicon-based devices changed the paradigm of
power transmission. Low on-state voltage, short-duration pulse in gat-
ing circuitry, better temperature characteristics (silicon temperature up
to 175oC) and higher power controllability of thyristor devices rather
than the mercury-arc valves all marked a new era in the HVdc [6].
As the technology matured and most of the challenges were overcome,
thyristors were examined in operation in the real Gotland HVdc link
in 1967. By that time the converter was operating with mercury-arc
valves, and one of valves of the inverter station (50 kV/220 A) was
replaced by two parallel stacks of thyristors. The success and the expe-
rience acquired with this attempt, led to changing all the mercury-arc
valves in the Gotland HVdc link to thyristors in 1970. This upgrade
led to an increase of transmitting capacity from 20 MW to 30 MW and
started the era of the thyristor-based HVdc links (or line commutated
converters-LCC), as illustrated in Figure 2.2 [6,8]. In subsequent years
new LCC-HVdc projects came about and the replacement of mercury-
arc valves technology took place. The major technology leap happened
with the Itaipu project in 1985, which significantly increased the volt-
age rating and power transmission capability of the converter stations
and for more than two decades held the record for the highest power
transmission capability link (6.3 GW) and direct voltage (± 600 kV) [9].
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Figure 2.2: Overview of the worlwide LCC-HVdc projects: (a) commis-
sioned year and (b) transmission length.
In 2010 another technology breakthrough was reported, namely the
availability of converter terminals with dc voltage ratings higher than
±600 kV. Since then, several HVdc links have been created in India and
China with the direct voltage of ± 800 kV and rated capacity of 8 GW
[9–11]. In 2013 the Rio Madeira HVdc link (Brazil) was commissioned,
which is the actual holder of the dc transmission line length record of
2400 km. Although these numbers are already quite impressive, they
will be further improved in coming years with the introduction of a new
LCC generation with direct voltage of ±1100 kV, which allow to step
up the power ratings up to 10 GW and, thus, it can viably extend the
transmission line lengths up to 3000 km [9]. The evolution of the LCC-
HVdc-based links, especially on the recent years, clearly shows that the
solution is mature and very interesting for bulky power transmission
over really large distances, due to its efficiency and robustness [12].
Currently, there are more than 100 LCC-HVdc projects in operation
from the 100 MW to 10 GW range [5].
2.1.3 VSC-HVdc
With the development of power semiconductor components, new de-
vices with interesting features were introduced, such as insulated gate
bipolar transistors (IGBT). These self-commutating switch devices have
20
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the possibility of being opened or closed directly, enabling an increase in
switching frequency in respect to the line commutated converters. By
means of a proper switching scheme, the VSCs synthesize a stepped-
voltage waveform at their ac bus and they modulate the necessary fun-
damental voltage waveform at the output terminals appropriately. De-
pending on the topology chosen for the VSC, a converter station can
be achieved with few voltage levels with a high switching frequency
or a multilevel based solution with reduced switching frequency. Ei-
ther ways, the harmonic content of the currents managed by the VSCs
can be more easily filtered when compared to the LCC-based termi-
nals. As a result, the VSC require fewer ac filters either in number
or in size [13, 14]. The motivation to reduce the substation footprint
is particularly important when it comes to the discussing the offshore
substations linked to the wind farms through HVdc lines.
The fact that the IGBTs are characterized by their non-grid depen-
dency to operate permits the independent control of active and reactive
power flow between the converter terminals and the ac network. Adding
the fact that these semiconductors require low power demand in their
gating circuitry to operate a new highway on the HVdc field has been
opened dedicated to the VSCs [13,15].
The introduction of VSCs on the dc power transmission field took
place in 1997 with a two-level converter (2L-VSC), at this time a small
scaled demonstration project capable to transmit 3 MW along the 10 km
between Ha¨llsjo¨n and Gra¨ngesberg (Sweden) in a ±10 kV line [16, 17].
This demonstration project initiated the VSC-HVdc road-map until
the present time as illustrated in Figure 2.3. After verifying the power
transmission with the VSC concept, the first commercial VSC-HVdc
link was materialized in Gotland (Sweden) in 1999. The consequent
years were remarkable, and new VSC structures were adopted to the
power transmission field, new modulation techniques were developed
and the semiconductor devices were improved, either in voltage rat-
ting and efficiency (see Figure 2.4). The second VSC-HVdc generation
started with a three-level VSC with the neutral point clamped (3L-
NPC) structure, and was used in the Eagle Pass (USA) project [18–20].
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Figure 2.3: Overview of the worldwide VSC-HVdc projects: (a) com-
missioned year and (b) transmission length.
The introduction of an additional voltage step on the VSCs by the 3L-
NPC, besides reducing the load stress, allowed the converter switching
frequency to be reduced, which became slightly more efficient than the
previous VSC generation. However, the voltage balancing challenge of
the dc capacitors and the uneven loss distribution between the semi-
conductor devices were some factors that led to the later downgrade
from three-level-based VSC to the 2L-VSC. Nonetheless, this genera-
tion was characterized by an improved modulation strategy applied to
the semiconductor devices [21–23]. Later on, a new multilevel converter
structure was tested and reached a new higher level of efficiency achieved
by VSC-HVdc solutions, the modular multilevel converter (MMC). At
this stage, which is the so-called fourth MMC generation, the converter
losses equals 1 %, the minimum so far achieved by the VSCs [24]. It
was first commercialized in 2010 in the Transbay Cable project and,
since then, the number of MMC-HVdc-based projects commissioned is
increasing worldwide [25–32]. Due the clear improvements shown by the
MMC generation, more than ten projects have been recently proposed
and/or are currently in the construction stage [32, 33], which clearly
shows its importance to the HVdc field.
In the following sections the performance of the aforementioned VSC-
HVdc generations is briefly presented [34,35].
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1.4 The development of HVDC Light® technology
The HVDC Light® technology, developed by ABB and based
on voltage source converters (VSC), has evolved since its
introduction in 1997. When the technology’s first generation 
was introduced it had the same functionality as HVDC Light®
today, but with relatively high losses. The focus of develop-
ment over the years has been to maintain functionality and 
reduce losses in order to make it more economical.
The two-level converter valve together with custom designed 
series-connected press-pack insulated-gate bipolar transis-
tors (IGBTs produced by ABB) have been the cornerstone 
of HVDC Light® since the first generation. The technology 
is now in its fourth generation, and technical developments 
have made it possible to handle higher DC voltages applying 
a cascaded two-level converter (CTL). Technology modules
developed and refined during the last 15 years have made
it possible to create a converter that addresses and solves 
many of the limitations of VSC-HVDC transmission, while 
retaining operational functionality and reduced losses.
1.5 Market outlook
Energy infrastructure is an essential building block of our society. 
Ambitious climate change goals, strong global demand for
electricity and aggressive economic growth targets will not 
be achievable without a major shift in the way infrastructure is
developed. 
Integrated and reliable transmission networks are a crucial 
prerequisite for developing integrated energy markets, en-
hancing security of supply, enabling the integration of renew-
able energy sources, and increasing energy efficiency.
The VSC technology market has grown rapidly in recent years 
to fulfill these goals. Thanks to its technical properties, it has
been selected for a number of transmission projects aimed
at interconnecting European energy markets by means of 
undergrounding, integrating remote renewable energy sources 
such as wind farms at sea, and in applications like power from
shore, which strives to further decarbonize our environment. 
As transmission capacity has been increased and electrical
losses reduced, HVDC Light® technology has the right prop-
erties to become the natural choice for future transmission
projects. VSC technology is a prerequisite to solving many of
the energy system challenges of the future. It has the right
properties to support:
– Further integrating remote renewables such as hydro, wind
and solar generation into the energy system
– Stabilizing transmission grids with large shares of volatile
generation in the power networks
– Facilitating energy sharing and trading by interconnecting
energy markets
– Overcoming limits in new right-of-way by land and sea
cable transmission and AC to DC conversion in existing
overhead line corridors
– Enabling remote load connections such as offshore plat-
forms and mining sites
– Feeding electricity into densely populated urban centers
– Constituting the backbone of a DC grid to transmit bulk
power through congested areas
3,5%
3,0%
2,5%
2,0%
1,5%
1,0%
0,5%
0,0%
1995 2000
Generation 1
Generation 2
Generation 3
Generation 4
2005 2010 2015
HVDC Classic
HVDC Light®
1  The Gotland 1 valve hall from the 1950’s.  |  2  Losses for HVDC Light® have decreased for each generation.
1 2
Source ABB
Figure 2.4: Power losses evolution of the VSC-HVdc terminals [12].
Two level converters
The first VSC attempt on the HVdc field was based on the two-level
converter (2L-VSC) displayed in Figure 2.5. Each leg of the converter
+Udc / 2
-Udc / 2
o a
b
c
ac 
terminals
dc
 terminals
Figure 2.5: Three-phase circuit of the two-level VSC.
is composed of two stacks of IGBTs, respectively protected by its anti-
parallel diode. The stacks are thereafter linked in parallel to a set of
charged capacitors placed at the converter’s dc terminals. The mid-
point of each leg can be connected to the to the positive (+Udc/2)
or negative (−Udc/2) pole of the dc-bus by either closing the upper
or lower stack respectively. Since there are only two voltage values
admissible at the midpoint of the leg (in respect to ”o”), it accordingly
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defines the name of the converter scheme. The states of the switches are
progressively swapped with a high frequency approach1, and therefore a
stepped voltage waveform is created in vjo (j ∈ {a, b or c}). The pulse
width modulation strategy applied to the switches allows the voltage
modulation in amplitude and phase angle in vjo, as shown in Figure 2.6.
The stepped voltage at the ac bus of the converter is decoupled from the
ac grid by means of an inductance (modeled as the leakage inductance of
the transformer), which is also responsible for filtering the current that
flows in its ac bus, thus reducing its harmonic content. With a suitable
control strategy, the states of the switches are consequently managed
in order to synthesize the required ac voltage at vjo and therefore the
active/ reactive power flow between the converter and the network.
Later, in the third VSC generation, some improvements were made
in the voltage modulation of the 2L-VSCs [12, 22]. An optimal pulse
width modulation (OPWM) strategy was implemented and it success-
fully reduced the average switching frequency of the 2L-VSC to 1150 Hz.
This advance characterized the third VSC-generation, which was more
efficient than the previously discussed 2L-VSC (first VSC-HVdc gener-
ation) and the three-level-based VSC (second VSC-HVdc generation),
which will be presented in the next section.
1The Swedish demonstration project Hellsjon was based on a 2L-VSC, whose
switching frequency was designed for 2 kHz [36].
24
2.1 HVdc evolution
−1
0
1
0 T/2 T fcr=39T
u
cr ua0
*
−1
0
1
−U
dc
/2
+U
dc
/2
U
a0 Ua0
h1
0 10 20 30 40 50 60 70 80 90 100
0
0.2
0.4
0.6
0.8
1
Harmonic order h
u
a
0 
/(U
dc
 
/2
)
± Udc/2
THD =105.3 %
WTHD =2.5 %ma≈ 0.9 
h= 39 
−U
dc
/2
+U
dc
/2
ub0 ub0
h1
−U
dc
+U
dc
u
ab uab
H1
0 10 20 30 40 50 60 70 80 90 100
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
Harmonic order h
u
a
b 
/(U
dc
 
/2
)± Udc/2
THD =60 %
WTHD =1.2 %
−U
dc
/2
+U
dc
/2
u
n0 un0
H1
−2U
dc
/3
+2U
dc
/3
u
an uan
H1
0 10 20 30 40 50 60 70 80 90 100
0
0.2
0.4
0.6
0.8
1
Harmonic order h
u
a
b 
/(U
dc
 
/2
)± Udc/2
THD =59.8 %
WTHD =1.2 %
Figure 2.6: Operation of the 2L-VSC in the linear region2.
2Simulation accomplished with the asymmetrical regular sampled PWM [37].
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Three level converters
The second VSC-HVdc generation is composed of the three-level neu-
tral point clamped (3L-NPC) VSC, which is illustrated in Figure 2.7.
Although the number of semiconductor devices were increased, the addi-
+Udc / 2
-Udc / 2
o a
b
c
ac 
terminals
dc
 terminals
Figure 2.7: Three-phase circuit of the 3L-NPC VSC.
tional voltage step present in uj0 (j ∈ {a, b or c}) permits the reduction
of the switching frequency to 1.5 kHz [19,38]. Hence, it globally reduces
the losses produced in comparison to the first VSC generation [12]. The
3L-NPC structure has a major drawback which is the uneven loss dis-
tribution among the semiconductor devices [39, 40]. During the state
that the point o is connected to the point j, this is inevitably done
through the upper or lower clamping diodes in case of positive or neg-
ative current flow respectively. Depending on the power factor, those
devices can hit the thermal limits and therefore restrict the maximum
power flow on the converter. Some records are found that reveal that
the clamping diodes were replaced by IGBTs switches (active NPC),
which have two redundant states more than the NPC in its standard
version. The choice of the most suitable redundant state, among the
four available, is accomplished in such a way that reduces the junction
temperature deviation among the clamping devices [41]. This fact ex-
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tends the limits of the NPC converter, however, the normalized total
losses generated by the ANPC is nearly equal to the ones quantified by
the NPC [41].
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Figure 2.8: Operation of the 3L-NPC in the linear region3.
3Simulation accomplished with the asymmetrical regular sampled phase disposi-
tion PWM scheme [37].
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Figure 2.9: Three-phase circuit of the modular multilevel converter.
Modular and multilevel converters
Currently, the fourth VSC-HVdc generation is the modular multilevel-
based converter (MMC) structure, introduced in 2001 on the HVdc field
[42, 43], and commercialized in 2010 in the Trans Bay project [25, 44].
The sketch of the MMC structure is illustrated in Figure 2.9. The
converter is composed of the series connection of small-scaled power
converters designated as submodules (SM) or cells. In opposition to
the previous versions of VSC-HVdc projects, in which the semicon-
ductors were aggregated in series, on the original-version of the MMC
hundreds of series-connected choppers were used. The series connection
of the submodules are typically designated as stacks or the arms of the
converter.
The operating principle of this converter structure is the variation
of the series-connected number of low-voltage-rated capacitors over the
time in each arm, by means of IGBT-based switches present on the
SMs. As the number of inserted capacitors increases, more voltage steps
are available at the stack’s voltage and accordingly at the converter
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.
4The arm voltages were modulated according to the nearest level control (NLC)
[45], combined with the cell selection procedure presented in [43].
output. The main achievement of this converter structure is that it
overcomes the challenge of simultaneously firing the series connection
of semiconductor switches, the bottleneck of the previous VSC-HVdc
solutions. Moreover, the capacitors and the semiconductor switches
of the cells are then designed to withstand only few kV (less than 2
kV), a common voltage rating value in the market. For this reason
the structure does not employ capacitors in the dc-link and the voltage
between the dc poles is managed accordingly with the inserted number
of SM’s capacitors on each converter leg. In this view, its modular
nature permits a flexible design to suit the particular characteristics
of each HVdc project. Once a SM design is achieved, the adaptation
between MMC-HVdc-based projects is done by adjusting the suitable
number of SMs assembled in each stack.
Furthermore, due to the fact that each capacitor is responsible for
a particular voltage step on the converter arms, a MMC composed of
hundreds of SMs generate relatively low harmonic content on its ac
voltage, as shown in Figure 2.10. This is particularly important because
this VSC requires fewer ac filters than the previous VSC-HVdc solutions
[20,43]. Furthermore, due to its exceptional output voltage, its average
switching frequency is noticeably small, more specifically, each IGBT
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commutates between 4 and 8 times (100 to 200 Hz), being responsible
for generating up to 1 % of total losses [25].
Due to their interesting properties and the clear improvement shown
by the MMC generation, several MMC-HVdc-based projects have been
proposed and/or are under construction to reinforce local grids, con-
necting offshore wind farms and interconnecting different grids, as il-
lustrated in Table 2.1. The data shown clearly emphasizes the MMC
importance on the HVdc field because it comprises 31 out of the 43
VSC-HVdc projects presented in Figure 2.3. Due to its clear relevance
to the topic, the operation of the MMC was studied in the present
text and the basic operation of the MMC is described in the following
section.
Table 2.1: MMC-HVdc worldwide projects.
Company Project
Power DC link Length Commissioning
Application
(MW) (kV) (km) year
Siemens
TransBay (USA) 400 ± 200 94 2010 Grid reinforcement
INELFE (ESP/FRA) 2000 ± 320 65 2014 Grid reinforcement
SylWin1 (DEU) 864 ± 320 205 2014 Offshore connection
HelWin1 (DEU) 576 ± 250 130 2014 Offshore connection
BorWin2 (DEU) 800 ± 300 200 2014 Offshore connection
Helwin2 (DEU) 690 ± 320 130 2015 Offshore connection
ElecLink (GBR/ FRA) 1000 ± 320 70 2019 Interconnecting grids
BorWin3 (DEU) 900 ± 320 160 2019 Offshore connection
NEMO (GBR/ BEL) 1000 ± 400 140 2019 Interconnecting grids
COBRA (DEU/ DNK) 700 ± 320 355 2019 Grid reinforcement
Ultranet (DEU) 2x1000 ± 380 800 2020 Grid reinforcement
ABB
DolWin1 (DEU) 800 ± 320 165 2014 Offshore connection
Mackinac (USA) 200 ± 71 B2B 2014 Grid reinforcement
Skagerrak 4 (DEU/NOR) 715 ± 500 244 2014 Interconnecting grids
NordBalt (SWE/LTU) 700 ± 300 450 2015 Interconnecting grids
DolWin2 (DEU) 900 ± 320 135 2016 Offshore connection
Maritime Link (CAN) 500 ± 200 170 2017 Grid reinforcement
Caithness Moray (GBR) 1200 ± 320 160 2018 Grid reinforcement
Johan Sverdrup (NOR) 100 ± 80 200 2018 Offshore oilfield
Krigers-Flak (DEU-SWE-DNK) 410 ± 140 B2B 2019 Offshore connection
NordLink (DEU/NOR) 1400 ± 525 623 2020 Interconnecting grids
NSN (GBR/NOR) 1400 ± 525 730 2021 Interconnecting grids
Alstom/GE
Tres Amigas (USA) 2250 ± 300 B2B 2014 Interconnecting grids
SouthWest (SWE) 1440 ± 300 200 2015 Interconnecting grids
DolWin 3 (DEU) 900 ± 320 162 2017 Offshore connection
Atlantic Wind (USA) 3000 ± 320 Planning 2019 Offshore connection
C-EPRI
Shanghai Nanhui (CHN) 18 ± 30 8 2011 Demonstration Project
Nan’ao (CHN) 200 ± 160 4 terminals 2013 (3T) Grid reinforcement
Zhoushan (CHN) 1000 ± 200 5 terminals 2014 Grid reinforcement
Xiamen, Fujian province 1000 ± 320 10.7 2015 Demonstration Project
Dalian (CHN) 1000 ± 320 47.6 Postponed Grid reinforcement
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2.2 Modular Multilevel Converter
2.2.1 Original structure - Siemens AG version
The original scheme of the three-phase circuit of the MMC structure
is shown in Figure 2.11 [46]. Each phase unit is composed of two stacks
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Figure 2.11: Modular multilevel converter version of Siemens AG.
of N small-scaled power converters, with half-bridge (HB) topology.
The chopper switches S1 and S2 are controlled to either connect or
bypass the charged capacitor C to/from the terminals of the cell. The
firing pulses of the switches are then managed by the logical signal S.
Logically, both switches cannot be simultaneously closed, otherwise a
short-circuit of the capacitor would occur. If the control signal S carries
the logical value high, the switch S1 becomes closed (S2 open), which
directly connects the capacitor to the SM terminals. Then, its stored
energy varies according to the correspondent arm current flow. On
the other hand, if S takes the logical value low, the lower switch S2
is closed (S1 open), which short-circuits the SM and the capacitor is
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Figure 2.12: Submodule realization of the MMC by Siemens Ag: (a) lay-
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Figure 2.13: States of an HB cell: the capacitor is (a) charging, (b)
discharging or (c) removed from the SM output.
removed from the correspondent stack current flow. The realization of
the Siemens HB-cell is shown in Figure 2.12 [47]. The states of the HB
cell are illustrated in Figure 2.13. The duty cycle of the logical signal S
combined with the stack current has a tremendous impact on the stored
energy of the SM capacitors.
A suitable control strategy is compulsory to guarantee the stable op-
eration of the converter. Since the HB-cell only admits two non-negative
values at its terminals, namely zero or its capacitor voltage, the voltage
generated at each stack can vary from zero to the voltage sum of all the
stack capacitors. Therefore, the SM states of each leg are controlled in
such a way that synthesizes an ac voltage at the correspondent converter
bus, as well as, the necessary dc voltage at the corresponding dc bus.
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Additionally, due to the parallel connection of the converter legs, the
voltage of the inserted capacitors in each phase unit must be controlled
otherwise inrush currents may flow to/from the dc bus or to/from the
remaining legs of the converter. However, thanks to the arm inductors,
the voltage sum of the inserted capacitors in each leg is then decoupled.
Moreover, those inductors permit the electric current flow between legs
to be controlled, as well as, the rise rate limitation of the arm currents
in a short-circuit event on the dc-side of the MMC [48].
Due to the series connection of the HB submodules (HBSM), if a
fault occurs on the dc-side of the converter, the anti-parallel diodes
will become forward biased and power will flow from the ac to the dc
sides of the converter. As a consequence of the fault identification,
the control signals of the semiconductors Sjki are set to the logical
value low which removes the IGBTs and the capacitors from the fault
current path. Moreover, in order to protect the submodules, a thyrisitor
device is activated which accordingly pulls out the remaining on-state
semiconductors of the SM. Therefore, until the fault is cleared either
by a dc circuit breaker (DCCB) or by an ac breaker, the thyristors are
kept closed and the equivalent circuit of the converter is a diode-bridge
rectifier.
On the other hand, if a malfunction is detected in one of the SMs,
to ensure the continuous operation of the converter, and considering
that the converter was designed with redundant cells, the SMs are
also equipped with an electromechanical breaker which mechanically
bypasses the corresponding cell from the current path if a malfunction
is detected. Consequently, a redundant SM will replace the deteriorated
module and the converter can operate without any interruption [46].
2.2.2 Cascaded two level (CTL) structure - ABB AB version
The manufacturer ABB decided to develop the cascaded two level
(CTL) version of the MMC due to its long experience in develop-
ing VSC-HVdc converters based on series-connected and simultane-
ous switching IGBTs. In opposition to the single-switch-based HBSM
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Figure 2.14: SM realization of the CTL converter by ABB AB: (a) lay-
out, (b) IGBT module (press-pack) and (c) construction.
chopper proposed by Siemens AG, on the CTL converter the chop-
per switches comprise eight Press-Pack switches, as emphasized in Fig-
ure 2.14. Particularly to the IGBT modules, ABB uses the press-pack
(StakPak) modules, which are optimized devices to be electrically con-
nected in series. Moreover, if one IGBT device has a failure, due to
its construction, it enters a short-circuit failure mode (SCFM), a criti-
cal feature in series-connection applications. Moreover, as can be seen
in Figure 2.14(b), the StakPak IGBT module is composed of multiple
parallel chips5, which are in practice also multiple IGBTs connected
in parallel in order to reach high current-rated devices. Figure 2.14(c)
also illustrates the creation of a CTL-based chopper with eight IGBT
press-pack modules. Moreover, the nominal voltage of this SM solution
is 17.6 kV [49]. Therefore, for the same dc-link voltage terminal, the
CTL converter has a much lower number of HBSMs when compared to
the Siemens AG MMC-based version.
5In case of Figure 2.14(b), six IGBTs are connected in parallel. In the portfolio of
ABB can be identified StackPak packages with 3 and 4 parallel connected IGBTs.
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2.2.3 Modular Multilevel structure - Alstom Grid version
The Alstom Grid is also a worldwide player in providing HVdc so-
lutions. Furthermore, Alstom Grid has developed its own half-bridge-
based MMC solution as shown in Figure 2.16. It is worth mentioning
that the SM switches are based on HiPak modules of IGBTs and the
SM main components depicted in the figure are similar to the origi-
nal version of the MMC [50]. As can be observed in Figure 2.15(b),
approximately half of the SM volume belongs to the capacitor. More-
over, to be at the vanguard of technology, Alstom Grid also developed a
Medium voltage/power demonstration project at its Stafford headquar-
ters (GBR), as illustrated in Figure 2.16 [51].
(a)
(b) (c)
Figure 2.15: SM creation of the MMC by Alstom Grid: (a) main com-
ponents; (b) frontal and (c) rear panel of the submodule.
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Figure 2.16: MMC demonstration project in Alstom Grid facilities.
Alstom Grid also proposed a hybrid MMC-based solution designated
as alternate arm converter (AAC). It follows the overall structure of the
original version of the MMC, but based on the series-connected full-
bridge SMs (FBSM) in series with a direct switch [52]. Furthermore,
the operation of this converter diverges from the original MMC, and so
was not investigated in this text.
2.2.4 Basic Operation of the MMC
The MMC can operate as a bridge between ac and dc grids, and
besides the intrinsic requirements of that feature, it should have addi-
tional control algorithms to balance the overall energy storage deviation
between the SM’s capacitors, and between its arms and legs. There-
fore, it reveals an increased control complexity compared to previous
VSC-HVdc generations due to its decentralized way of storing energy.
The fundamental stages of MMC control are briefly explained in this
section.
As mentioned, a suitable number of capacitors should be inserted
into each phase unit to impose the voltage across the dc poles of the
converter. In opposition, the number of inserted capacitors in each
arm should be variable, in order to synthesize the proper ac voltage
at the ac converter bus. Figure 2.17 briefly illustrates the converter
operation with four HBSMs assembled in each converter arm (N=4).
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The picture describes how the selection of the cell states affects the
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Figure 2.17: Basic operation of the MMC with four cells per arm.
voltages across the converter arms and on its ac bus. Considering that
the voltage across each particular capacitor is fixed and equal to (Udc/4),
four capacitors are required to be inserted in each leg of the converter.
Then the voltage at Uac is managed by varying the ratio of the inserted
capacitors between the upper and lower arms. To accomplish this goal
a convenient control strategy is compulsory for the MMC.
Whenever the converter operates in inverter mode, as presented in
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Figure 2.18, the upcoming current from the positive dc terminal (blue)
is obliged to spread over the converter legs, which consequently converge
into the negative dc pole. Taking into account that several capacitors
are inserted into its legs, the portion of the dc current flow will globally
charge the capacitors of the converter. Eventually the converter control
will reflect the energy surplus and will regulate the ac power injection
to maintain the total energy storage at the nominal conditions. Due to
the large current fluctuation on the converter arms and in their equiv-
alent capacitance, it causes an asymmetric charging trend among the
stacks which should be compensated by the converter controllers to be
properly operated. Therefore, at steady state operation, the incoming
power from the dc bus should be re-directed to the main ac grid in order
to maintain the energy storage on the converter equal to its nominal
conditions. Thus, to compensate the alleged energy storage deviations
between the converter arms/ legs, internal currents should be control-
lably imposed to circulate on the converter legs to overcome this defect,
and accordingly cancel the deviations referred to.
+ + +
+ + +
dc terminals
ac terminals
dc current
ac current
C(t)C(t)C(t)
C(t)C(t)C(t)
Figure 2.18: Power flow on a grid-tied MMC.
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Overall control diagram
Besides the ac/dc interactions control, as in the previous VSC-HVdc
versions, when it comes to the MMC control, additional control loops
should be considered. This is justifiable with the need for its internal
energy storage dynamics control to guarantee an uniform energy dis-
tribution storage between the converter legs, stacks and cells. Hence,
the overall control scheme of the modular multilevel converter is sum-
marized in Figure 2.19. According to the figure, three main levels of
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Larm
SM1
SM2
SMN
...
... ...
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Inner and grid currents 
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Energy and dc 
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S
Measurements
Inputs of the converter control
Gating signals of the semiconductors
Outputs of the converter control
Figure 2.19: Overall control diagram of the MMC.
control are identified:
1. The energy management and dc link control: which, according to
the individual capacitors voltage measurements Ucjki , as well as
dc-bus voltage Udc knowledge, the inner and grid current targets
are settled to establish the dc voltage set-point and eliminate any
energy storage deviation between the stacks and legs.
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2. The inner and grid current control: correlates the set-point cre-
ated by the energy management higher hierarchical level i∗jk and
the required stack voltage voltage output u∗jk.
3. Selective control of the submodules: determines the capacitors that
should be inserted on the converter stacks, not only to meet the
target u∗jk, but also to guarantee restricted energy distribution
among the stack cells. This stage computes all the gating signals
S to be applied on the MMC switches.
The inherent details of the converter control are explained in depth
in the next chapter.
2.3 Other MMC topologies
According to the VSC-HVdc state-of-the-art, it should be emphasized
that HBSM-based MMCs are so far the only SM structure being applied
to the field. However, other interesting SM solutions have emerged that
might also be interesting for certain converter operating conditions.
Section 2.3.1 presents some SM structures that can be used to replace
the HBSM to overcome technological limitations or to achieve a higher
operating performance of the converter during its normal operation.
Furthermore, Section 2.3.2 shows SM schemes that can be utilized
on the MMC with the inherent feature of blocking the dc faults. This
feature might possibly be a vital feature for multi-terminal dc grids,
and therefore could eliminate the power feeding of the defect until it
becomes isolated.
2.3.1 Submodules with improved operating performance
Double submodule (2013)
The double submodule (DSM) structure was proposed in 2013 and is
composed of two capacitors and several semiconductor switches as il-
lustrated in Figure 2.20 [53,54]. The main idea of this topology, despite
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Figure 2.20: Double submodule structure.
having the capability to connect either in series or parallel its capaci-
tors, is that the arm current is theoretically spread in half and pursues
two different paths. Hence, either the switches can be rated to half
of the nominal current and so, these SMs can be composed of cheaper
semiconductors when compared to the HBSM. Or, on the other hand, if
state-of-the-art semiconductors are embraced, this structure can double
the power rating of the converter.
Figures 2.21 and 2.22 illustrate the voltage levels that can be gener-
ated at the output of this SM structure, particularly, zero, Uc or 2Uc.
However, in order to synthesize the Uc several options may exist, such
as connecting one of the capacitors to the sub-module terminals (either
C1 or C2) or connecting both capacitors in parallel to the SM output.
Furthermore, regardless of the voltage generated at DSM output, there
are always two paths available for the arm current.
The parallel connection of the capacitors achieves better energy bal-
ancing from the capacitors, because doing so intrinsically balances the
energy distribution between them [53,54]. Moreover, this structure can
reduce the voltage ripple of the capacitors when compared to the HFSM
scheme.
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Figure 2.21: Non-zero voltage levels generated in the DSM.
42
2.3 Other MMC topologies
C1
S1
S2
+
D2
D1
S3
S4
D3
D4
Uc1
C2
+
USM
-
S5
S6
+
D6
D5
S7
S8
D7
D8
Uc2
UC1=Uc2=Uc
USM = 0
Figure 2.22: Bypass state of the DSM.
Soft-switching submodule (2014)
In 2014 the soft-switching submodule (SSSM) was introduced. As
the name implies, it permits soft-switching commutations on the cor-
respondent SM, which becomes more efficient. The structure of the
SSSM is depicted in Figure 2.23. The core of its structure is the same
as the HBSM, but an auxiliary resonant commutated pole (ARCP) was
introduced in order to deviate the current from the main semiconductor
switches whenever they commute (lossless switching events) [55]. The
transition between the bypassed to inserted mode (or vice-versa) is done
in eight steps, being a complex sequence. The increased complexity of
this structure is the price to pay for the 45% reduction of the losses
generated by the HBSM [55].
Other multilevel SM structures
Other multilevel converter structures have been proposed for use on
the submodules of the modular multilevel converter, such as the flying
capacitor (FC) and the neutral point clamped converter (NPC) [56].
There are two main goals that the proponents wanted to achieve by
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Figure 2.23: Soft-switching submodule structure.
using the FC or NPC schemes in the MMC submodules. First, it is the
acceptance of those SM structures that can overcome legal problems
related to patents [56]. Secondly, in the view of the manufacturers
that provide those structures in compact version packages, it might be
advantageous to use those multi-level converter schemes to reduce the
overall size of the MMC [56].
The usage of such multilevel converter topologies increases the com-
plexity of the MMC and the intrinsic voltage balancing of the capacitors
may not be possible in some operating conditions [54,56].
2.3.2 Submodules with dc fault blocking capability
One of the most discussed topics related to the HVdc field is the
feasibility of building high-voltage dc grids and how they should operate
[57, 58]. In this matter, several challenges are raised on the converter
stations in order to upgrade from point-to-point connections to multi-
terminal dc grids.
Regarding the point-to-point schemes, as illustrated in Figure 2.24, in
the case of a fault event occurrence on the dc transmission line, both ac
grids will feed the short-circuit. This fact occurs due to the subjugation
of the dc voltage in respect to the ac lines, which causes the converter
diodes to be forward biased. This condition lasts until a breaker is
opened, either on the ac or dc side of the converter. However, since there
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... ...
AC grid 1 AC grid 2
Breaker Breaker
Figure 2.24: Point-to-point MMC-HVdc-based transmission scheme.
is a great deal of experience in manufacturing ac breakers, and it being
easier to breach an ac current than a dc one, the ac breaker solution is
being successfully applied to point-to-point HVdc transmission schemes.
Nonetheless, when multi-terminal dc schemes are brought into dis-
cussion, if a fault event occurs on one of the dc transmission lines, as
shown in Figure 2.25, all the ac grids and the correspondent converter
terminals will be affected by the defect. In this view, if the ac breaker
prevailed as an option, all the terminals would be disconnected from
their main ac grids, shutting down the whole dc grid until the faulty
cable is repaired. Therefore, in order to add value to the multi-terminal
dc schemes and enhance their continuous operation, it is imperative to
break the dc faults from the dc side. In that case, breakers should be
applied to both sides of the dc transmission lines, then being able to
directly isolate the faulty line and ensuring that the dc network can
continue to operate without this faulty path.
In recent years several submodules schemes have been proposed to be
applied to MMC, allowing the converter to be able to block the feeding
of the defect from the correspondent ac grids. Although the dc breakers
continue to be needed to isolate the fault, the converters may help block
it. Furthermore, an overview of the previously proposed submodule
structures was performed and is discussed in the next section.
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Figure 2.25: Three-terminal dc grid operating with a short circuit in
one HVdc line.
Operating principle
As briefly described in the previous sections, during the normal oper-
ation of the MMC, the correspondent SMs should be able to create zero
or a positive voltage steps at their output to synthesize the required
arm voltages. However, if a short circuit occurs on a dc transmission
line and the fault needs blocking, proper design of the submodules must
be adopted to impose a positive or negative voltage level at their out-
put. In addition, this task should be automatically ensured by means
of diodes, which block the power flow from the ac to dc sides of the
converter. The idea behind the converter’s dc fault blocking capability
is described in Figure 2.26.
Once the fault is detected by the converter control, all the gating
signals for the IGBTs become blocked, the diodes being the semicon-
ductor devices that drive the arm currents until the fault is nullified.
Thereafter, depending on the voltage between lines at the ac side termi-
nals, the proper polarities of the capacitors are connected to the SM’s
terminals, and if the voltage sum of the inserted capacitors exceeds the
line-to-line voltage of the converter, the diodes become reverse biased,
and consequently block the current flow.
Several submodule schemes with dc fault blocking capability were
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Figure 2.26: Operating principle of the MMC-based topology with dc
fault blocking capability: whenever the arm current at the
fault instant is (a) positive or (b) negative.
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proposed in the literature. The particular features of each SM are ex-
plained in the next sections.
Full-bridge submodule (2010)
The full-bridge (FB) scheme is a very familiar topology which was
presented as a viable SM solution in 2010 [59]. The full-bridge submod-
ule (FBSM) is composed of four semiconductor switches and a capacitor
device as illustrated in Figure 2.27.
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D2
D1
S3
S4
D3
D4
Uc
Figure 2.27: Full-bridge submodule structure.
The most evident fact regarding this structure is that uses twice the
number of the semiconductor switches compared to the HBSM. Ergo, it
generates much greater power losses [60], leading to a less efficient con-
verter design. The FBSMs can generate three voltage levels at their out-
put, particularly zero and ±Uc, as illustrated in Figure 2.28. Regardless
of the arm current flow, whenever the switches (S1/D1) and (S4/D4)
are closed, the SM capacitor is inserted on the converter arm with a
positive polarity. On the other hand, whenever the switches (S2/D2)
and (S3/D3) are closed instead, the SM inserts the capacitor on the
series-chain but with a negative polarity. Although negative polarity
is not a requirement to operate the MMC under normal conditions, it
can be used in order to reduce the voltage ripple of the capacitors of
the cells or to extend the arm’s voltage range [61]. Furthermore, two
redundant states are available on the FBSM to bypass its capacitor.
Once a fault is recognized and the IGBTs are commanded to open,
depending on the arm current direction, the proper diodes will be forced
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Figure 2.28: States of the FBSM in normal mode: the capacitor is in-
serted with (a) positive or (b) negative polarity; in (c) and
(d) the capacitor is removed from the series-chain.
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Figure 2.29: States of the FBSM in fault mode: the capacitor is inserted
with (a) positive or (b) negative polarity.
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to close, as summarized in Figure 2.29. Hence, if the corresponding fault
current is positive, as illustrated in Figure 2.29(a), the diodes D1 and
D4 will conduct the arm current, connecting the capacitor to the SM’s
output (with positive polarity). During this transient, the voltage sum
of the capacitors should be higher than the ac grid amplitude6, which
applies a negative voltage to the arm inductor and the corresponding
arm current reduces, until it decreases to zero and the diodes become
blocked. On the other hand, if at the fault instant the correspondent
arm current is negative, as illustrated in Figure 2.29(b), D2 and D3 will
conduct the fault current until it reaches zero and the diodes become
blocked.
Since the FBSM adopts twice more semiconductors than the HBSM,
hybrid converter designs with both schemes are being proposed. This is
due to the fact that enhances the MMC with dc fault blocking capability
with lower losses than the MMC equipped only with FBSM [60]. The
combination between the HFSMs with the SM schemes presented in the
next sections are being also proposed for the same reasons [60].
Clamped double-submodule (2010)
The Clamped double-submodule (CDSM) was introduced in 2010 and
it is composed of two equivalent half-bridge-based submodules with an
additional IGBT with the corresponding anti-parallel diode (S5/D5)
and two additional diodes (D6 andD7), as illustrated in Figure 2.30 [59].
During the normal operation, the switch S5 is permanently closed.
Moreover, the states of the switch pairs (S1/S2) and (S3/S4) are inde-
pendently managed as if they were two independent HBSMs connected
in series. As presented in Figure 2.31, three voltage levels are expected
at the CDSM’s terminals: zero, Uc or 2Uc. Both capacitors are bypassed
by closing the switches S2 and S3, and the electrical current flows on
the corresponding IGBTs or diodes accordingly to its direction.
6This is a design criteria of the converter terminal project.
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Figure 2.30: Clamped double-submodule
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Figure 2.31: States of the CDSM in normal mode: (a) C1, (a) C2 or (c)
both capacitors are inserted in the series stack; (d) both
capacitors are bypassed from the series-chain.
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Figure 2.32: Operation of the CDSM in fault mode: with the arm cur-
rent being (a) positive or (b) negative.
Once a fault is recognized and the IGBTs are ordered to open, as il-
lustrated in Figure 2.32, the diodes of the CDSM are the active elements
on the dc fault blocking feature. Based on the arm current direction,
the diodes of the cell will automatically connect the capacitors with
positive or negative polarity in its output. Hence, if the corresponding
arm current is positive, as illustrated in Figure 2.32(a), the diodes D1,
D4 and D5 will conduct the arm current, connecting also both capaci-
tors in series to the SM’s output (with positive polarity). On the other
hand, if at the fault instant the corresponding arm current is negative,
as illustrated in Figure 2.32(b), D2, D3, D6 and D7 will be forward
biased and conduct the fault current, which last until it reaches zero
and the diodes become reverse biased. However, during this negative
current scenario, special attention must be paid because the capacitors
are connected in parallel. Therefore, the SM can only generate the −Uc
voltage step. As a deduction, a suitable number of CDSM should be
assembled on the converter stacks in order to safely block the flow of
the dc fault currents.
Clamped single-submodule (2013)
The clamped single-submodule (CSSM) is very similar to the HBSM
but with a dc fault blocking capability. As illustrated in Figure 2.33,
the CSSM structure is based on a HB cell with access to the middle
point of its dc bus and with an additional pair of switches (S3/D3 and
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Figure 2.33: Clamped single-submodule.
S4). Both capacitors are symmetrically charged. Furthermore, one of
the switches is bidirectional in current (S3/D3). In contrast, a single
diode (D4) should be present to ensure dc fault blocking capability to
the converter [62].
During the normal operation of the converter, the switch (S3/D3) is
permanently closed. Moreover, the states of the switches (S1/D1) and
(S2/D2) are managed to either insert or bypass both capacitors like the
HBSM. Then, the CCSM scheme introduces one switch more to the
current path, when compared to the HBSM.
In the event of a dc fault (see Figure 2.34(b)), if the arm current
is positive, after opening of all the IGBTs, the diodes D1 and D3 will
be forced to close and therefore connect the series of the capacitors
to the SM’s terminals, as illustrated in Figure 2.34(a). On the other
hand, if at the fault moment the arm current is negative, as Figure
2.34(b) shows, D2 and D4 will be forced to drive the corresponding arm
current and therefore insert the lower capacitor with Uc/2 in the series
string. As a result, and similarly to what occurs in the CDSM, whenever
connecting a negative voltage at the SM terminals is required, only half
of the cells voltage sum available is attainable. Thus, the number of
SMs assembled in each stack should be carefully designed in such a way
that the converter can safely block the faulty current, regardless of its
direction.
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Figure 2.34: Operation of the CSSM in fault mode: (a) the arm current
is positive or (b) negative.
Cross-connected submodule (2013)
The cross connected submodule (CCSM) is essentially composed of
two half-bridge submodules which are linked by means of two additional
switches (S5/D5 and S6/D6) as depicted in Figure 2.35 [63]. In oppo-
sition to the CDSM structure, the states of the half-bridges switches
of the cross-connected-based submodule are not independently man-
aged. Hence, the control signals of the six switches are determined
accordingly to the required voltage that should be present at the SM’s
output. Moreover, the CCSM can generate four non-zero voltage levels
and the zero voltage at its output, as illustrated in the Figures 2.36 and
2.37 respectively.
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Figure 2.35: Cross connected-submodule
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Figure 2.36: Operation of the CCSM in normal mode: the capacitors
are linked to the output with (a) positive or (b) negative
polarity.
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Figure 2.37: Redundant states of the CCSM to bypass the capacitors.
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As both figures present, whenever the switch (S5/D5) is closed, the
non-negative voltage values (zero, Uc or 2Uc) are expected at the SM’s
output. In contrast, if the switch (S6/D6) is closed instead, the non-
positive voltage values (zero, −Uc or −2Uc) are obtained at the SM’s
terminals. Therefore, this cross-connected submodule can generate five
voltage levels at the converter output.
Regarding the CCSM operation during fault mode, as shown in Figure
2.38, +2Uc or −2Uc can be generated depending on the arm current flow
direction. Then, in opposition to the CSSM and the CDSM designs, this
structure generates symmetrical voltages on both current directions.
As with the MMC-CDSM-based design, inserting two capacitors in the
series-chain requires three switches. Hence, one switch less/more than
the FB/HB submodule designs.
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Figure 2.38: The CCSM states during the dc fault scenario.
During normal converter operation, if the negative values are not
intended to be used, the IGBT S6 can be removed, and the diode D6
becomes responsible for connecting this branch in a dc fault event [60].
In this way, the five-level CCSM (5L-CCSM) is changed to a three-
voltage level CCSM (3L-CCSM), as it can only synthesize three voltage
levels during the normal converter operation, namely the zero, Uc and
2Uc. Moreover, the operation of the 3L-CCSM during the fault mode
is the same as on the 5L-CCSM.
Semi-full-bridge submodule (2015)
The semi full-bridge submodule (SFB) is considered to be an exten-
sion of the CDSM, due to the replacement of the individual diodes by
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Figure 2.39: Semi-full-bridge submodule structure.
active switches as Figure 2.39 illustrates [64]. This structure can bypass
or insert both capacitors to the converter arms either connected in series
or parallel. In its proposal, the goal of the switches D6/S6 and D7/S7
is to connect both capacitors in parallel. In consequence, if at a given
time both switches are closed (with D5/S5 open) and, by considering
that they are exactly equal, as shown in Figure 2.40, they conduct half
of the arm current. Consequently, the switches have half of the current
rating when compared to the remaining switches. On the other hand,
with switches S6 and S7 open the states of the cell are the same as the
CDSM.
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Figure 2.40: Extension of the CDSM granted by the SFB in normal
mode: the capacitors are linked to the SM output in par-
allel with (a) positive or (b) negative polarity.
Hence, with the referred extension, this structure can generate zero,
Uc, 2Uc and −Uc during the normal operation. Similarly to the CDSM,
during the fault mode, the SFB ensures the asymmetrical voltages of
57
Chapter 2 HVdc: past and present
2Uc and −Uc at the cell output whenever the fault current is positive
or negative respectively. Once again, proper design of the number of
SFBSMs should be followed to ensure the converter’s dc fault blocking
capability.
Unipolar-voltage full-bridge submodule (2015)
The unipolar-voltage full bridge SM (UFBSM) is a simplification of
the FBSM as illustrated in Figure 2.20 [60]. Considering that negative
voltages are not used during the normal converter operation, the active
switch S3 of the FBSM is not required. In this view, the zero and Uc are
still available on the normal converter operation. Moreover, whenever
a dc fault occurs and the IGBTs are opened, the dc fault blocking
capability of the UFBSM performs the same as the FBSM.
C1
+
USM
-
S1
S2
+
D2
D1
S4
D3
D4
Uc1
Figure 2.41: Double submodule structure.
2.4 Conclusions
The HVdc field is rapidly evolving and several options are available in
the market with distinct features. On one hand, the LCC is the only so-
lution that merges the robustness and efficiency to transmit power over
thousands of kilometers. It is a very mature solution and continues to
evolve, either in power rating or transmission length. The introduction
of the VSC on the HVdc field was done in the late nineties (a relatively
recent option). Four converter generations were put into operation and,
step-by-step, the technological challenges were being overcome.
Currently, the fourth VSC-HVdc generation is composed of modular
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multilevel converter based solutions. This option was proposed at the
beginning of the present century but was validated on a HVdc project
only a few years ago. This power converter structure is, in turn, com-
posed of hundreds of low-power rated converters. Its features such as
modulatity, power quality and the ac grid support provided classify the
MMC as a breakthrough in the VSC-HVdc field, with a high potential
for evolution.
In its original version, the MMC was composed of choppers and up
to now has been the solution adopted by manufacturers. In recent
years, other submodules were proposed in academia with particular
features, namely to increase the converter efficiency, to double the power
rating of the converter and to block dc faults (critical feature in dc
grids). Depending on the importance is given to the variable needing
optimizing, the proper submodule design should be selected.
In this work priority is given to submodules that maximize the effi-
ciency of the converter without a substantial increase in its complexity.
In this vision, the half-bridge-based submodules were used to study the
behavior of the modular multilevel converter and afterwards used in the
thesis.
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Chapter 3
Modular Multilevel Converter
Operation and Control
As introduced in the previous chapter, VSC-HVdc is evolving fast
and the current state-of-the-art clearly shows the trend of the modular
multilevel generation (MMC) in the dc transmission field. Additionally,
due to its modular structure, it is expected to be present in a broad
range of applications, at least, from medium to high voltage profiles.
The operational and control details of the MMC scheme are analyzed
in this chapter. The theoretical analysis is then complemented with
several time domain simulations performed in the Matlab/ Simulink
environment. The numerical simulation permits the control strategies
used to manage the internal dynamics to be validated as well as the
interactions between the dc and ac sides of the converter.
The chapter is structured as follows: first, the converter operation is
explored, which is complemented by the corresponding mathematical
support. Afterwards, the procedure adopted to generate the required
voltages across the converter stacks is presented. Subsequently, in ac-
cordance with the numeral analysis of the converter, its control scheme
is deduced and designed, which is finally validated in the simulation
environment referred to.
3.1 Mathematical Analysis
Perceiving the correct behavior of the converter plays a very impor-
tant role in reaching a fully controlled, stable and robust MMC-VSC
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Figure 3.1: Single line diagram of the MMC equivalent circuit.
system. Figure 3.1 shows a single phase electrical equivalent circuit of a
MMC. To facilitate the analysis of the converter, which has N HBSMs
in each arm, the following subscripts were attached to the electrical
variables:
 j addressing the converter leg ( j ∈ {a, b or c}),
 k the arm position (k ∈ {U(pper) or L(ower)}) and
 i the submodule location in the corresponding arm (i ∈ [1;N ] )
The MMC’s DC link is modeled as two DC voltage sources (U+DC
and U−DC). The point of common coupling (PCC) is modeled by an AC
source (uj) with the series impedance (Rgrid/Lgrid), which define the
short circuit ratio (SCR) at the PCC. The MMC’s arms are equipped
with an inductance Larm with a parasitic resistance Rarm that repre-
sents the coil losses.
The HBSMs are composed of a capacitance Cjki with the Ucjki voltage
and two bidirectional power switches, S1jki and S2jki . The switches S1
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and S2 are driven in a complementary manner by the control signal Sjki.
The SMs admit two operating states: either its capacitor is inserted in
the series chain, when the switch S1jki is closed (Sjki equals one); or the
SMs are bypassed, with S1jki opened (Sjki equals zero). The variation
of the SMs operating mode with the Sjki signal accordingly impacts on
their output voltage Ujki, as:
Ujki(t) =
Ucjki(t), if Sjki(t) = 10, if Sjki(t) = 0 ⇒ Ujki(t) = Sjki(t)Ucjki(t) (3.1)
The management of the SM states also affects the synthesized voltage
across the jk arm ujk as (3.2) and also modifies the equivalent capacitor
across the arms Carmjk (3.3). If considered that all the HBSMs are exactly
equal, and so are their capacitors (3.4), the equivalent arm capacitance
(3.3) is further simplified to (3.5).
ujk(t) =
N∑
i=1
Ujki(t) =
N∑
i=1
Sjki(t)Ucjki(t) (3.2)
Carmjk (t) =
[
N∑
i=1
1
Cjki
Sjki
]−1
(3.3)
Cjk1 ' Cjk2 ' ... ' CjkN = C (3.4)
Carmjk (t) = C
[
N∑
i=1
S
jki
(t)
]−1
(3.5)
With proper management of the SM states, the voltage across the
stacks can vary from zero (if all the capacitors are bypassed) to the
maximum voltage available UΣjk which leans on the number of energized
submodules and their particular voltages (3.6). In order to investigate
the converter operation, from now on, all the capacitors are considered
balanced and share the same voltage value Ucjk1 . Hence, the maximum
voltage vector applied on the MMC arms is given by (3.7)
UΣjk(t) =
N∑
i=1
Ucjki(t) (3.6)
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UΣjk(t) = NUjk1(t) (3.7)
Adopting the grid and the differential current directions, respectively
modeled as ij and idiffj in the previous figure, leads to the arm currents
ijk (3.8). The grid current component models the current flow between
the converter and its ac grid. In turn, the differential current component
models the current flow in the converter legs. The grid and differential
current components can contain multiple harmonic frequencies, which
are also embedded in ij and idiffj [65].
ijU (t) = idiffj (t) +
ij(t)
2
ijL(t) = idiffj (t)−
ij(t)
2
(3.8)
The Kirchhoff voltage law (KVL) was applied to the jk arms and
respective dynamics of the converter are described as:
U+DC(t)− ujU (t)−RarmijU (t)− Larm
dijU (t)
dt
− u′j(t) = 0
−U−DC(t) + ujL(t) +RarmijL(t) + Larm
dijL(t)
dt
− u′j(t) = 0
(3.9)
By subtracting and adding the equations (3.9), it leads to MMC
internal voltage drop udiffj and the equivalent emf model generated by
the converter ej , respectively given in (3.10) and (3.11).
U+DC(t) + U
−
DC(t)− (ujU (t) + ujL(t)) = 2Rarmidiff (t) + 2Larm
didiff (t)
dt
UDC(t)− (ujU (t) + ujL(t))︸ ︷︷ ︸
Voltage across the series
connected arm impedances
udiffj (t)
= 2
(
Rarmidiff (t) + Larm
didiff (t)
dt
)
(3.10)
where the dc poles U±DC were considered balanced and equal to 0.5 UDC .
ujL(t)− ujU (t)
2︸ ︷︷ ︸
Equivalent emf
voltage generated
by the converter
ej
= u′j(t) +
Rarm
2
ij(t) +
Larm
2
dij(t)
dt
(3.11)
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where u′j is the voltage at the mid-point of the converter arms in respect
to mid-point of the dc bus (3.12), as previously illustrated in the Figure
3.1.
u′j(t) = uj(t) +Rgridij(t) + Lgrid
dij(t)
dt
(3.12)
The dynamics between the converter and its ac grid attached uj are
obtained by replacing the mid-point voltage model (3.12) in (3.11),
respectively given as:
ej(t) = uj(t) +Reqij(t) + Leq
dij(t)
dt
(3.13)
where Req is the equivalent resistance between the converter emf and uj
(3.14). Similarly, Leq is the equivalent inductance between the converter
emf and uj (3.15).
Req = Rgrid +
Rarm
2
(3.14)
Leq = Lgrid +
Larm
2
(3.15)
Taking a look at the emf dynamics of the MMC (3.11) and at the
inner voltage drop dynamics (3.10), shows that the common voltage
values applied on the arms within the same phase unit are consequently
canceled at ej . In contrast, these common voltage values are added to-
gether to synthesize the inner differential voltage udiffj (3.10). Hence,
both common and differential voltage components present at the con-
verter arms can be assumed to be decoupled. This fact means that those
voltage components can be used to independently control the inner (in-
ner current control) and external (ac grid current control) dynamics of
the converter.
Put shortly, two voltage components ej and udiffj are expected on
the converter arms within the same phase unit. The first component
should be present at the upper and lower arms with complementary
signs whereas the second component should be introduced as a common
variable to both arms. In this vision, the common voltage values of
udiffj only impact the inner dynamics of the converter, by contrast, the
anti-phase ej elements should be responsible for managing the dynamics
between the converter and the electrical ac grid. Hence, two functional
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diagrams of the converter operation can be presented, such as the inner
dynamics representation of the converter, shown in Figure 3.2, and the
interactions between the converter and its ac grid, depicted in Figure
3.3.
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Figure 3.2: Representation of the converter inner dynamics.
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Figure 3.3: Single phase representation of the converter ac dynamics as
a representation of a two-node HVac network.
Regarding the inner dynamics representation of the MMC, a dc cur-
rent idc is presented that approaches the dc terminals of the converter
from the dc transmission line and is spread over the three phase units of
the converter. However, the quota of the dc current that flows in each
phase unit depends on udiffj . With proper management of the voltage
drop in the phase unit’s impedance, the allocation of the dc current
among the three phase units is achieved and, as will be explained later,
it may be useful for various purposes.
66
3.1 Mathematical Analysis
In terms of the interactions of the converter with the ac grid, as a grid-
tied VSC, it can be represented by two voltage sources. Therefore, by
managing the magnitude and phase angle of ej , the active and reactive
power flow between both sources is handled.
Solving the equation system composed of (3.10) and (3.11) in respect
to the arm voltages ujU and ujL, it is reasonable to fragment the arm
voltages according to the individual components ej and udiffj , as em-
phasized in (3.16) [66].
ujU (t) =
UDC(t)
2
− udiffj (t)
2
− ej(t)
ujL(t) =
UDC(t)
2
− udiffj (t)
2
+ ej(t)
(3.16)
If the fragmentation depicted in the previous expression is accepted,
by imposing a particular voltage in the upper and lower arms, and
affecting the equation system with the measurement of Udc(t), it is in-
trinsically imposing the ej and udiffj values generated by the converter.
Hence, in order to manage the converter variables, a reverse engineering
procedure is embraced, and a control scheme is adopted that outputs
the proper ej and udiffj targets (e
∗
j and u
∗
diffj
) to accordingly define
the arm voltage targets u∗jk as (3.16).
Later on, the arm capacitors are sorted out and inserted in such a a
way that approximate as much as possible the real ujk and target u
∗
jk
values. As the number of the arm capacitors increases on the stacks,
the higher the number of the voltage steps available becomes, which
reduces the discrepancy between u∗jk and ujk (see Figure 3.4). To de-
duce the converter control scheme it was assumed that the MMC has a
considerably large number of SMs and so, the discrepancy between the
u∗jk and ujk was negligible (3.17). Hence, it can be affirmed that ej and
udiffj are roughly equal to their targets (3.18).
u∗jk ≈ ujk (3.17)
u∗diffj ≈ udiffj
e∗j ≈ ej
(3.18)
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Figure 3.4: Number of submodules impact on the MMC’s voltage wave-
form quality: (a) N=12, (b) N=24, (c) N=48 and (d) N=96.
3.2 Energy dynamics and general circuit analysis
3.2.1 Energy dynamics
In consideration of equal voltage distribution among the N cells that
are placed in the same arm, its energy storage WΣjk is:
WΣjk = N
1
2
C
(
UΣjk
N
)2
︸ ︷︷ ︸
Energy storage
of one single
capacitor
=
1
2
C
N
(
UΣjk
)2
(3.19)
Due to the fact that the arm current directly flows on the arm capac-
itors, it directly affects their energy storage. Hence, by definition, the
variation of the energy storage over the time is dependent on the power
that is flowing, as shown in (3.20) and (3.21).
dWΣjU
dt
= PjU = ijUujU (3.20)
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dWΣjL
dt
= PjL = ijLujL (3.21)
Therefore, according to the arm currents (3.8) and voltages (3.16),
the corresponding arm energy storage fluctuation is given by (3.22) and
(3.23).
dWΣjU
dt
= ijUujU =
(
ij
2
+ idiffj
)(
Udc
2
− ej −
udiffj
2
)
(3.22)
dWΣjL
dt
= ijLujL =
(
− ij
2
+ idiffj
)(
Udc
2
+ ej −
udiffj
2
)
(3.23)
Moreover, the total energy storage of each particular phase unit WΣj
is given by the sum of the individual storages of each arm (3.24). The
energy difference between the arms within the same phase unit is given
by (3.25).
WΣj = W
Σ
jU +W
Σ
jL (3.24)
W∆j = W
Σ
jU −WΣjL (3.25)
By adding (3.22) and (3.23) yields to the total energy variation in
respect to the operating conditions of the converter as:
dWΣj
dt
= idiffj
(
Udc − udiffj
)− ejij (3.26)
Three components are identified in the energy storage dynamics of
the converter legs [66]:
 idiffjUdc- The dc component of idiffj , due to its positive sign, is (a
portion of the total dc current that reaches the converter terminals
idc) the component that brings power from the dc transmission
line respectively1. The product between the differential current
(dc component) by the dc bus voltage describes the total input
power of the corresponding phase unit j, which is responsible for
boosting its energy storage.
1At steady-state conditions with WΣa = W
Σ
b = W
Σ
c , the incoming power from the dc
line is equally distributed among the three-phase units. Hence, the dc component
of idiffj will be equal to idc/3.
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 ejij - The product between these two components models the
power that is delivered to the ac grid. According to the negative
sign, the power delivered to the ac grid comes from the energy
stored at the MMC capacitors. Hence, by balancing the power in-
jected into the ac grid as a function of the power received from the
dc bus, the global energy storage is managed on the corresponding
leg of the converter.
 idiffjudiffj - models the losses caused by the differential current.
On the other hand, subtracting (3.22) and (3.23) yields the energy
variation between the arms within the same phase unit, in respect to
the operating conditions of the converter:
dW∆j
dt
= −2ejidiffj︸ ︷︷ ︸
1
+
(
Udc
2
− udiffj
2
)
ij (3.27)
The harmonic frequencies present in udiffj and idiffj should be rein-
forced and should be the same (3.10). Furthermore, as long as there is
no dc component in the converter’s emf voltage ej and on the grid cur-
rents ij , the dc component present in udiffj and idiffj used to manage
the energy balance between the converter legs does not affect the en-
ergy deviation between the arms of the converter. Hence, the previous
equation emphasizes that the dc components of udiffj and idiffj do not
impact the energy balance of the converter arms.
Therefore, an ac current component should be imposed to flow be-
tween the phases of the converter (idiffj ). Thus, by imposing an ac
component in udiffj with the same nature as ej , the component 1 will
be different from zero, and hence, the resultant ac current component
of idiffj can be used to manage the energy deviation between arms.
As a conclusion, the differential current of the converter, namely its
dc and ac components, play a tremendous role in its stability. Proper
management of their harmonic frequencies addresses the energy balanc-
ing across the converter phase units and arms.
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3.2.2 General circuit analysis
The fact that the power that is delivered to the ac grid flows across
the arm capacitors results in the fluctuation of their energy storage.
To analyze the fluctuation of the energy storage of the capacitors, let’s
consider that the converter is operating at steady-state condition, with
a symmetric energy distribution among the six arms (no ac component
is present in udiffj/idiffj ). Furthermore, let’s focus only on the phase
unit a, operating with the electrical variables defined as:
ea = eˆacos (ωt+ φ)
ia = iˆgacos (ωt+ θ)
udiffa = uˆdiffa
idiffa =
Idc
3
(3.28)
where, (eˆa, φ), (ˆiga, θ) are the amplitudes and the phase angles respec-
tively, of the emf of the converter (ea) and the grid current (ia). ω is
the angular frequency of the electrical grid. uˆdiffa is the voltage drop
across the series connected inductors of the phase unit.
By replacing the variables defined in the previous equation on (3.22)
and (3.23), the energy storage fluctuation of the stack capacitors is
described as:
dWΣjU (t)
dt
=
Udciˆga
4
cos (ωt+ θ) 1
− iˆgaeˆa
4
[cos (θ − φ) + cos (2ωt+ φ+ θ)] 2
− iˆgauˆdiffa
4
cos (ωt+ θ) 3
+
IdcUdc
6
4
− Idceˆa
3
cos (ωt+ φ) 5
− Idcuˆdiffa
6
6
(3.29)
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dWΣjL(t)
dt
= −Udciˆga
4
cos (ωt+ θ) 1
− iˆgaeˆa
4
[cos (θ − φ) + cos (2ωt+ φ+ θ)] 2
+
iˆgauˆdiffa
4
cos (ωt+ θ) 3
+
IdcUdc
6
4
+
Idceˆa
3
cos (ωt+ φ) 5
− Idcuˆdiffa
6
6
(3.30)
From the analysis of (3.29) and (3.30), we can conclude that at steady-
state operation, the dWΣjk/dt has the following structure
2:
dWΣjk(t)
dt
= k0 + kωcos (ωt+ ξω) + k2ωcos (2ωt+ ξ2ω) (3.31)
where k0 represents the power imbalance between the dc and ac sides
of the converter. (kω, ξω) and (k2ω, ξ2ω) are the amplitude and the
phase angles of the first and second harmonic frequencies present in
WΣjk, respectively.
It should be emphasized that in order to maintain the mean energy
storage constant over a fundamental grid cycle, the mean value of the
previous equation should be zero. Furthermore, as a consequence of
the power that flows on the converter arms, the energy stored on the
corresponding capacitors varies as described in the previous equation.
Regarding the energy storage dynamics of converter leg (3.24), it is
obtained by adding the expressions (3.29) and (3.30). The sum of both
equations will cancel out the odd-based elements of the expressions ( 1 ,
3 and 5 ). Thus, the result of the energy storage dynamics of the leg
2If a detailed analysis on the harmonic content of the SM capacitors UΣjk is per-
formed and accordingly in WΣjk, the third and fourth harmonics should be also
represented. However, only the dc, the fundamental and the double-line har-
monic elements were considered due to their considerably large amplitude when
compared to the third and fourth ones [67].
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j will have the form:
dWΣj
dt
=
d
(
WΣjU (t) +W
Σ
jL(t)
)
dt
= k
′
0 + k
′
2ωcos
(
2ωt+ ξ
′
2ω
)
(3.32)
where k
′
0 is the difference between the incoming/leaving power flow on
the corresponding phase unit j. (k
′
2ω,ξ
′
) characterizes the amplitude
and phase angle of the second harmonic frequency 3.
To maintain the mean energy storage value constant, the mean value
of the previous equation must necessarily be zero.
In contrast, the dynamics of the energy deviation between the upper
and lower arms is obtained by differentiating the expressions (3.29) and
(3.30). This fact annuls the ( 2 , 4 and 6 ) elements of the referred
equations and immediately results in the following form:
dW∆j
dt
=
d
(
WΣjU (t)−WΣjL(t)
)
dt
= k′′0 + k
′
ωcos
(
ωt+ ξ
′
ω
)
(3.33)
where k′′0 models the energy imbalance between the upper and lower
arms. (k
′
ω, ξ
′
ω) characterizes the amplitude and phase angle of the fun-
damental harmonic frequency 4.
This means that the energy difference between the upper and lower
arms, under balanced conditions, fluctuates with a period defined by ω.
Logically, it should be also mentioned that the harmonic frequency that
characterizes the energy fluctuation in WΣjk, W
Σ
j and W
∆
j are also spot-
ted on the capacitors voltage sum UΣjk,
(
UΣjU + U
Σ
jL
)
and
(
UΣjU − UΣjL
)
respectively.
3A fourth harmonic element, despite having an amplitude much smaller when com-
pared to k′2ω, could be included in this expression [67].
4A third harmonic element, despite having an amplitude much smaller when com-
pared to k′ω, could be included in this expression [67].
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3.3 Arm modulation index
3.3.1 Introduction
Once the voltage targets for the arms are settled, their voltage re-
quires modulation. To do so, the those targets are first normalized.
Consequently, according to the normalized value, the most appropriate
capacitors, either in number or voltage, are selected to be inserted on
the converter arms.
In the literature two independent alternatives to normalize the arm
voltage targets can mainly be found, being responsible for leading to
different operation performances of the converter. Either the direct
modulation approach [66] or the dc-bus-voltage-based modulation can
be used [48, 68, 69]. The characteristics of both schemes are shown in
the next sub-sections.
3.3.2 Direct Modulation
Once the arm voltage target u∗jk is determined by (3.16), in the pres-
ence of the direct modulation the arm modulation index set-point m∗jk
is normalized according to the maximum voltage magnitude UΣjk that
can be synthesized on the corresponding arm. The normalization is ergo
accomplished as:
m∗jk(t) =
u∗jk(t)
UΣjk(t)
(3.34)
where m∗jk varies from 0 to 1, according to 0 ≤ u∗jk ≤ UΣjk.
Then, the arm modulation index set-point is used by the selective
control of the SMs to determine the value of the control signals Sjki to
properly insert the desired capacitors with Ucjki (3.35). As the number
of series-connected SMs increases, the arm voltage value is approxi-
mated to its reference (u∗jk ≈ ujk). Hence, the real arm modulation
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≃ mjk(t)Ujk(t)
ijk
where: Z = Rarm + jXarm
Z
Σ ≃ 
ujk(t)
ijk
Z
⇒ 
*  
Σ Ujk(t)
Σ Ujk(t) ≃ ujk(t)
ijk
Z
*
 
⇒ 
+ + +
Figure 3.5: Arm voltages conception based on the direct modulation.
index mjk is roughly equal its reference m
∗
jk (3.36).
mjk(t) =
N∑
i=1
Sjki(t)Ucjki(t)
N∑
i=1
Ucjki(t)
(3.35)
m∗jk(t) ≈ mjk(t)⇒ u∗jk(t) ≈
N∑
i=1
Sjki(t)Ucjki(t) (3.36)
Agreeing with what has been previously said, using direct modulation
on a converter with a large number of SMs on the arms shows that its
operation can be modeled as illustrated in Figure 3.5. As the left figure
shows, if the real arm modulation index mjk is replaced by its set-
point defined as (3.34), as previously mentioned they are roughly equal
(3.36), then the numerator and denominator shown in the middle figure
get canceled. Thus, from the perspective of converter control, the direct
modulation scheme directly imposes the corresponding voltage set-point
across the converter stacks.
Furthermore, if the arm voltage targets are directly established across
the converter arms, the emf and udiffj become explicitly imposed.
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≃ m2jk(t)Ujk(t)
ijk
where: Z = Rarm + jXarm
Z
Σ ≃ 
ujk(t)
ijk
Z
⇒ 
*  
Udc
Σ Ujk(t) ≃ ujk(t)
ijk
Z
*⇒ 
+ + +
 
Udc
Σ Ujk(t)
Figure 3.6: Arm voltages conception based on the dc-link modulation.
3.3.3 dc-voltage-based modulation
In this methodology, instead of normalizing the arm voltages accord-
ing to the maximum voltage amplitude of the arms UΣjk, the normaliza-
tion is complete according to the dc bus voltage Udc, as shown in m2jk
(3.37) [48,65,68–70]:
m∗2jk(t) =
u∗jk(t)
Udc(t)
(3.37)
Hence, the voltage of the capacitors is not taken into account at the
instant that m∗2jk is determined. Consequently, whenever the arm volt-
ages are modulated with the dc-link-based method, the voltages across
the arms are given by:
ujk(t) = m2jk(t)U
Σ
jk(t)
(3.37)⇒ ujk(t) = u∗jk(t)
UΣjk(t)
Udc(t)
(3.38)
In contrast to the direct modulation, on the dc-link-based modula-
tion, the arm voltage targets are affected by the harmonic content of
UΣjk. Hence, the voltage oscillations present at U
Σ
jk affect the arm volt-
ages, as the previous equation and Figure 3.6 demonstrate.
The usage of this modulation strategy introduces a common voltage
harmonic element on the upper and lower arms of the converter u2ωj
(see Figure 3.7), which is characterized by the double-frequency of its
ac lines 2ω and with a negative sequence of phases (3.39) [65,70]. Con-
sequently this modulation excites a flow of a differential current with 2ω
on the phase units of the converter. Moreover, the presence of a second
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≃ m2jk(t)Ujk(t)
ijk
where: Z = Rarm + jXarm
Z
Σ ⇒ 
~
ujk(t)
ijk
Z
*
 
≃ 
u2ω (t)
+
+
+
Figure 3.7: Consequences of the dc-link-based voltage modulation.
harmonic in udiffj and on the differential current flow idiffj increases
the harmonic content in UΣjk [65, 70].
u2ωa = uˆ2ωacos (2ωt+ ξ)
u2ωb = uˆ2ωbcos
(
2ωt+ ξ +
2pi
3
)
u2ωc = uˆ2ωccos
(
2ωt+ ξ − 2pi
3
) (3.39)
Then, additional control loops should be considered to inject a second
voltage harmonic into the converter arms modulation to eliminate the
perturbation engaged by the dc-link-based modulation strategy. The
feed-forward open-loop approach introduced in [70], the closed-loop cir-
culating current suppression controller (CCSC) [69] or the closed-loop-
based proportional-resonant controllers [71] are control schemes pro-
posed in the literature to remove the second-harmonic order voltage
from the arms. Since direct modulation intrinsically eliminates the flow
of this harmonic current without including additional control loops, it
has been the modulation used in all the studies performed in this work.
3.4 Cell selection algorithm
After the voltage targets for the MMC arms are defined (3.16), and
normalized with the direct modulation approach (3.34), this stage has
the role of selecting the proper capacitors to be inserted and accord-
ingly defines the firing pulses of the semiconductors. Moreover, besides
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its intrinsic goal of synthesizing the arm voltages, it also balances the
energy deviation across the capacitors assembled in the same stack of
cells.
This stage is typically referred in the literature to ’sort and select’
algorithm. As the name describes, it combines two independent stages:
the sort of the capacitors by voltage and the selection of a target number
of capacitors to be inserted (N∗jk). According to the positive or negative
current flow on the arms, the capacitor voltages are sorted either in
ascending or descending order. Thus, if the arm current is positive, the
first N∗jk most discharged capacitors are inserted in series to be charged,
whereas the remaining are bypassed. On the other hand, whenever
the arm current is negative, the first N∗jk most charged capacitors are
inserted on the arm current path, which discharge them. The frequent
repetition of this procedure balances the energy storage of the capacitors
assembled at the same stack.
Further details will be discussed in Chapter 7.
3.5 Control structure of the MMC
3.5.1 Introduction
In accordance with what has already been said, the inner dynamics of
the MMC and its interactions with its ac network should be controlled
in order to ensure safe converter operation. In order to accomplish this
goal, the main assignment consists of analyzing the degrees of freedom
allowed by the converter. Hence, numerous electrical variables should
be considered in the converter control scheme, such as:
 WT - the total energy that is stored in the converter;
 W δj - the absolute energy storage deviation on the converter legs;
 W∆j - the energy storage deviation between the upper and lower
arms of the phase unit j;
 Udc or P - the voltage across the dc poles of the converter or the
power that is injected towards the dc bus;
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 i+−j - the electrical currents of the three-phase system (
+− positive
and negative components respectively5). The flow of the grid
currents on the converter is illustrated in Figure 3.8.
uaL
uaU ≃ 
ubL
ubU
ucL
ucU
Where: 
Z1 =(Rarm+jXarm)
Z2 =(Rgrid+jXgrid)
0
Z1 Z1 Z1
Z1 Z1 Z1
≃ ≃ 
≃ ≃ ≃ 
ia
+-
ic
+-
ib
+-
~
~
~
ua
ub
uc
Z2
Z2
Z2
+++
+++
+
+
+
Udc
2
Udc
2
Figure 3.8: Grid currents path on the converter.
uaL
uaU ≃ 
ubL
ubU
ucL
ucU
Where: 
Z1 =(Rarm+jXarm)
Z2 =(Rgrid+jXgrid)
Udc
2
Udc
2
0
Z1 Z1 Z1
Z1 Z1 Z1
≃ ≃ 
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idiffa
+-0
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Figure 3.9: Differential currents path on the converter.
5The absence of connection between the middle point of the dc bus with the ac
ground prevents the flow of an homopolar current. Therefore, the homopolar
current controllers of the ac current have been omitted.
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 i+−0diffj - the internal currents of the converter (
+−o positive, neg-
ative and homopolar components respectively). The flow of the
differential currents in the converter phase units is illustrated in
Figure 3.9.
Conceptually, with the voltage measurement of the individual capac-
itors Ucjki and the knowledge of their capacitance C, how much energy
is being stored on the converter arms (WΣjk) (3.19) becomes noticeable.
Consequently, the energy storage in each phase unit WΣj (3.40), as well
as, the existing deviations among converter legs W∆jj are simply deter-
mined as (3.41).
WΣj = W
Σ
jU +W
Σ
jL (3.40)
W∆ab = W
Σ
a −WΣb
W∆bc = W
Σ
b −WΣc
W∆ca = W
Σ
c −WΣa
(3.41)
The energy deviation that exists between the upper and lower arms
of the converter W∆j is also obtainable as:
W∆j = W
Σ
jU −WΣjL →

W∆a = W
Σ
aU −WΣaL
W∆b = W
Σ
bU −WΣbL
W∆c = W
Σ
cU −WΣcL
(3.42)
Finally, the total energy stored in the converter is given by:
WT =
∑
j∈{a,b,c}
WΣj (3.43)
To ensure that the converter operates with the defined pole-to-pole
voltage of the dc bus U∗dc or it injects the proper power P
∗ into the dc
bus, the energy storage deviation between phase units W∆∗jj and arms
W∆
∗
j , the flow of a suitable target is imposed for the inner currents
i+−0
∗
diffj
. On the other hand, according to the targets defined for the total
energy storage and the reactive power flow at the point of common
coupling, a proper grid current target will be also enforced.
Along with the previous and focusing in a point-to-point dc-transmission
connection, the two converters rely on different operating mode princi-
ples as identified in Figure 3.10. The MMC1, in this example, behaves
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 Grid 1 
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Yg/Δ
MMC 2- 401 levels
P1
(Behave as a constant 
power source)
(Behave as a constant 
dc voltage source)
+
U
d
c2+
U
d
c1
Figure 3.10: Overall control scheme of a point-to-point dc transmission
link.
like a constant power source. Then, in addition to its inner energy stor-
age control, this converter is responsible for injecting a constant power
value into the dc transmission 1. On the other hand, the MMC2 is re-
sponsible for managing the power injection into the grid 2, modeled as
P2, as a function of the dc voltage Udc2. Therefore, the MMC2 behaves
as a dc voltage source.
From the perspective of converter control, the two operating modes
are illustrated in Figure 3.11. From the measurement of the individual
capacitor values, the energy amount being stored in the converter is
calculated, as well as the energy deviations that may exist between its
arms and legs. Then, two decoupled control loops are identified: the
inner dynamics (illustrated in orange) and the interactions between the
dc and ac sides of the converter (illustrated in green). In terms of ac/dc
dynamics, both schemes are similar, the grid current control stage is
responsible for managing the converter’s emf, either in magnitude and
phase angle, to accordingly handle the flow of currents between the con-
verter and its corresponding ac grid. In respect to the inner dynamics,
the control scheme determines the value of u+−diff to fulfill a symmetric
energy distribution between the six stacks of the converter. The differ-
ence between the global control schemes shown relies on the method-
ology embraced to control the homopolar component of the differential
currents. Then, the converter in the rectifier mode, particularly the
MMC1, the i0diff is controlled in such a way that the converter operates
as a power source which injects constant power into the dc transmission
line (Figure 3.11(a)). In contrast, at the other extreme of the intercon-
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Figure 3.11: Overall control scheme of the MMC for the: (a) power
source operation mode and (b) dc voltage source.
nection, the MMC2 operates in inverter mode and the i0diff is controlled
in such a way that the converter operates as a dc-voltage source, which
manages the injected power of the grid 2 as a function of the dc voltage
value (Figure 3.11(b)).
Due to the similarities between the control schemes mentioned, the
converter control design performed in this thesis is focused on the dc-
voltage-based control, which is shown in Figure 3.11(b). The details
of each block represented in the referred figure will be discussed in
subsequent sections.
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3.5.2 Grid-side current control
Introduction to vector control
The representation of grid-side currents as time-varying sinusoidal
terms makes them hard to operate. In order to achieve satisfactory
control performance and small-steady-state errors [72], the sinusoidal-
based signals were transposed to the so-called Park domain. This trans-
formation is characterized by an orthogonal reference frame, typically
referred as dq frame, which rotates synchronously with the phase a of
the electrical grid, as illustrated in Figure 3.12. Thus, the sinusoidal-
based terms described on the stationary abc reference frame are then
represented by constant values in the Park domain.
The Park transformation matrix is defined as:
T (θ) =
√
2
3
[
cos (θ) cos
(
θ − 2pi3
)
cos
(
θ + 2pi3
)
sin (θ) sin
(
θ − 2pi3
)
sin
(
θ + 2pi3
)] (3.44)
and its inverse is:
T−1(θ) =
√
2
 cos (θ) sin (θ)cos (θ − 2pi3 ) sin (θ − 2pi3 )
cos
(
θ + 2pi3
)
sin
(
θ + 2pi3
)
 (3.45)
Thus, if the Park transformation matrix T (θ) is applied to a balanced
three-phase vector xabc, their sinusoidal-based values are projected to
the dq reference frame as their root mean square (rms) values.
xdq = T (θ)xabc (3.46)
The success of the Park transform greatly depends on an accurate
measuring or estimation of the phase angle of the stationary three-phase
reference frame. To obtain this information, the phase-locked-loops
(PLLs) are common methods adopted to achieve this goal [72–74]. A
simplified schematic diagram of a PLL is shown in Figure 3.13.
In the first stage of the PLL, the voltage measurements of the three-
phase grid voltages uabc (3.47) are transposed to the Park domain udq
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(a) Translation of the stacionary abc to dq reference frames.
(b) Combined vector representation of the
three-phase (abc), two-phase (αβ) and
synchornous (dq) reference frames.
Figure 3.12: Representation of the three-phase variables in the Park
domain.
using an initial estimation. Consequently, the PLL adjusts the rota-
tional speed of the synchronous reference frame ω′ in such a way that
tracks the phase angle of the line voltage ”a”.
uabc =
√
2U
 cos (ωt+ φ)cos (ωt+ φ− 2pi3 )
cos
(
ωt+ φ+ 2pi3
)
 (3.47)
where U, ω and φ are the rms value, angular frequency and phase angle
of the grid voltages respectively.
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T(θ)
ud
uq
C(s) ∫ 
Compensator VCO
ω'
uabc
θ 
Figure 3.13: Simplified schematic diagram of a PLL.
The PLL reaches steady-state operation whenever the quadrature
component of the grid voltage uq equals zero. Under these circum-
stances, the rotational reference defined by the PLL is synchronous to
ωt + φ and hence the PLL is locked to the angle of the phase voltage
”a” (3.48).
θ = ωt+ φ
ud = U
uq = 0
(3.48)
Several PLL strategies have been introduced in the literature, how-
ever, since it was not the focus of this thesis, the decoupled double
synchronous reference frame PLL (DDSRF-PLL) was adopted due to
its satisfactory results [75,76]. As the name suggests, the DDSRF-PLL
uses two decoupled synchronous reference frames which are able to ac-
curately estimate the angle of the grid voltage ”a”, even during asym-
metric voltage conditions. Additionally, this PLL scheme also provides
the following data:
 uPLL+d and u
PLL+
q : the rms values of the positive sequence vector
of the grid voltage transposed to the dq reference frame.
 uPLL−d and u
PLL−
q : are the rms values of the negative sequence
vector of the grid voltage referred on the Park domain. These
variables get non-zero values whenever the grid voltages are not
balanced.
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The methodology used to control the grid currents is vulnerable to
the operating conditions of the electrical grid. Hence, two operating sce-
narios were considered for the converter, namely its operation whenever
connected to an electrical grid with symmetric or asymmetric voltages.
Both schemes are depicted in the subsequent sections.
Grid current control- Symmetric three-phase system
Next we shall define the grid-tied MMC model (3.13) referred to in
the Park domain (3.49).
[
ed
eq
]
= Req
[
id
iq
]
+ Leq
[did
dt
diq
dt
]
+
[
ud
uq
]
+ ωLeq
[
−iq
id
]
(3.49)
where: 
edq(t) = T (ωt+ φ)eabc(t)
udq(t) = T (ωt+ φ)uabc(t)
idq(t) = T (ωt+ φ)iabc(t)
Moreover, in the Park domain, the instantaneous real- and reactive-
power components that flow into the electrical grid are defined as (3.50).
However, as the equations suggest, if the quadrature component of the
grid is zero, which occurs at the steady state operation of the PLL, the
real- and reactive-power components become proportional to id and iq,
respectively. {
P = 3 (udid + uqiq)
Q = 3 (−udiq + uqid)
(3.50)
Applying the Laplace transform (L operator) to (3.49), the grid cur-
rents transfer functions can be obtained as (3.51), which are depicted
in Figure 3.14.
Id(s) =
Ed(s)− Ud(s) + ωLeqIq(s)
sLeq +Req
Iq(s) =
Eq(s)− Uq(s)− ωLeqId(s)
sLeq +Req
(3.51)
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where:
Id(s) = L[id(t)]
Iq(s) = L[iq(t)]
Ed(s) = L[ed(t)]
Eq(s) = L[eq(t)]
Ud(s) = L[ud(t)]
Uq(s) = L[uq(t)]
Ed(s) + 1
Req+sLeq
Id(s)
ω Leq
+
ω Leq
+
1
Req+sLeq
Iq(s)-
-
Uq(s)
Ud(s)
-
Eq(s)
Figure 3.14: Transfer function of the grid currents in the Park domain.
From the grid current transfer function it is clear that there is a cou-
pling between the two orthogonal axes due to the Leq being a common
element of the two axes. Therefore, it is relevant to eliminate the depen-
dency between the direct and quadrature current components. Based
on the transfer functions presented, the current control scheme shown
in Figure 3.15 was adopted.
The presence of the feed-forward voltages U ′d and U
′
q in the control
scheme, which are paradoxical to U
′′
d and U
′′
q , removes the association
between the direct and quadrature axis. Therefore, both axes can be
treated as independent, as shown in Figure 3.16.
Moreover, if it is assumed that the phase locked loop is capable of
extracting the details from the grid voltages (UPLL+d = Ud and U
PLL+
q =
Uq) perfectly, the fact of feed-forwarding U
PLL+
dq in the current control
scheme removes the grid voltage dynamics from current control. This
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Figure 3.15: Grid current control scheme in the Park domain.
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Figure 3.17: Simplified grid current control scheme on the dq frame.
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simplifies the control scheme to the one presented in Figure 3.17. As a
result, the grid current control closed loop transfer function becomes:
Idq(s)
I∗dq(s)
=
ki
Leq
s2 +
(
kp +Req
Leq
)
s+
ki
Leq
(3.52)
where the kp and ki are the constants of direct id and quadrature iq
current controllers, which were designed to ensure the required second
order closed-loop response (see Appendix B).
The grid-side currents should be handled quickly to ensure safe oper-
ation of all the converter devices. Hence, this control loop was designed
to perform with a time constant with ten times higher than the sam-
pling period, which according to the system parameters presented in
Appendix A, leads to a settling time ≈ 5 ms. Also, it was designed to
have an overshoot lower than 5 % during the transient response. Then,
the ∆Edq value computed by the controller is given by:
∆E∗dq(s) =
ki
s
[
I∗dq(s)− Idq(s)
]− kpIdq(s)
=
1.13e+ 05
s
[
I∗dq(s)− Idq(s)
]− 126.91Idq(s) (3.53)
Considering the sampling rate of 10 kHz, the controller was dis-
cretized by using the Tustin bilinear transformation, resulting in:
∆e∗dq(z) = 5.65
z + 1
z − 1
[
i∗dq(z)− idq(z)
]− 126.91 idq(z) (3.54)
Consequently, the resulting system response was verified in accor-
dance with the parameters depicted in the previous equation. The evo-
lution of the actual and reference values for the direct and quadrature
currents is illustrated in Figure 3.18. As the figure shows, the real value
of idq has a second order evolution with ≈5ms of settling time. Hence,
it is conclusive that the controller is operating as has been sized.
Considering all the assumptions made, and reinforcing the fact that
the grid voltages are balanced, the global grid control scheme adopted
is presented in Figure 3.19. In the next section the methodology used
in scenarios in which the converter is connected to an unbalanced three-
phase network is explained.
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Figure 3.18: Grid current evolution experiment for a step reference
change.
DDSRF
PLL
θ(s)
Notch filter tuned at 2ω 
Uq   (s)
PLL+
Ud   (s)
PLL+
Uq   (s)
PLL-
Ud   (s)
PLL-
ω Leq
ω Leq
-
kp
kp
+
-
-
-
-+
Iq (s)
+*
ki
s
ki
s
+
+
+
+
+
+
+
Uq   (s)
PLL+
U
q
 (
s)
’+
U
d
 (
s)
’+
Ed (s)
Eq (s)
T-1(θ)
-
T(θ)
Id(s)
Iq(s)
θ θ +
+
+
+Id (s)
+*
Ud   (s)
PLL+
Eabc (s)
+*Iabc (s)
Positive sequence 
current control
Uabc (s)
2ω 
2ω 
2ω 
Figure 3.19: Simplified grid currents control scheme referred on the dq
frame.
Grid current control- Asymmetric three-phase system
In this section a more general operation condition is considered where
the grid voltages are no longer balanced and the voltages seen by the
converter can be divided into two balanced three-phase systems, namely
positive u+abc and negative u
−
abc sequence of voltages (3.55). In order to
deduct the grid current control scheme it is assumed at this stage that
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the positive and negative sequences are decoupled and thus indepen-
dently controlled.
uabc(t) =
√
2u+
 cos (ωt+ φ+)cos (ωt+ φ+ − 2pi3 )
cos
(
ωt+ φ+ + 2pi3
)
+√2u−
 cos (ωt+ φ−)cos (ωt+ φ− + 2pi3 )
cos
(
ωt+ φ− − 2pi3
)

(3.55)
where:
u+ and u− are the rms voltages of each particular phase of the positive
and negative sequences,
φ+ and φ− are the angles of the ac grid phase ”a” for the positive and
negative sequences.
Hence, applying the Park transform to the positive sequence u+abc with
θ = (ωt+ φ+), the positive reference frame u+dq is obtained as:
u+dq(t) = T (ωt+ φ
+)u+abc(t) (3.56)
Repeating the procedure for the negative sequence component u−abc
with θ = (−ωt− φ−), the negative reference frame u−dq is obtained as:
u−dq(t) = T (−ωt− φ−)u−abc(t) (3.57)

e+d (t) = u
+
d (t) +Reqi
+
d (t) + Leq
di+d (t)
dt − ωLeqi+q (t)
e+q (t) = u
+
q (t) +Reqi
+
q (t) + Leq
di+q (t)
dt + ωLeqi
+
d (t)
e−d (t) = u
−
d (t) +Reqi
−
d (t) + Leq
di−d (t)
dt − ωLeqi−q (t)
e−q (t) = u−q (t) +Reqi−q (t) + Leq
di−q (t)
dt + ωLeqi
−
d (t)
(3.58)
where:
e+dq(t) = T (ωt+ φ
+)e+abc(t)
u+dq(t) = T (ωt+ φ
+)u+abc(t)
i+dq(t) = T (ωt+ φ
+)i+abc(t)

e−dq(t) = T (−ωt− φ−)e−abc(t)
u−dq(t) = T (−ωt− φ−)u−abc(t)
i−dq(t) = T (−ωt− φ−)i−abc(t)
By applying the Laplace transform to (3.58), the grid current model
referred in the positive and negative dq frames is obtained in (3.59)
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Figure 3.20: Equivalent ac dynamics circuit for the unbalanced case.
and accordingly illustrated in Figure 3.21. The grid current models
referred in the positive and negative sequence are conceptually equal to
the model already presented in the previous section (see Figure 3.14).
Hence, the methodology presented to extract the control scheme as
well as its dynamics should be replicated to the positive and negative
sequence scenarios.
I+d (s) =
E+d (s)− U+d (s) + ωLeqI+q (s)
sLeq +Req
I+q (s) =
E+q (s)− U+q (s)− ωLeqI+d (s)
sLeq +Req
I−d (s) =
E−d (s)− U−d (s) + ωLeqI−q (s)
sLeq +Req
I−q (s) =
E−q (s)− U−q (s)− ωLeqI−d (s)
sLeq +Req
(3.59)
As previously described with the balanced operation of the ac grid,
the closed-loop response of the ac grid current control is described as:
I+−dq (s)
I+−∗dq (s)
=
ki
Leq
s2 +
(
kp +Req
Leq
)
s+
ki
Leq
(3.60)
where the kp and ki are the constants of direct id and quadrature iq
current controllers, which were designed to ensure the required second
order closed-loop response (see Appendix B).
In practice, the control of the grid currents is summarized in Fig-
ure 3.22. During the balanced voltage conditions of the network, the
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Figure 3.21: Grid current model transposed in the positive and negative
dq reference frame.
negative sequence vectors of the grid voltage is zero and, therefore, a
negative sequence component of the grid currents does not exist. Thus,
once the Park transform is applied to Iabc(s), the extracted I
+−
dq (s)
values have constant values. In contrast, if the converter is handling
unbalanced ac currents, whenever they are measured and transformed
into the positive and negative rotational frames, the positive and neg-
ative sequences interact with each other and a current ripple at twice
the grid frequency 2ω is generated in I+dq(s) and I
−
dq(s) [77]. To remove
those oscillations notch filters were added after the Park transformation
matrix (see Appendix A).
In accordance with Figure 3.22, the interfaces of the overall current
control structure are subdivided in inputs (I) and outputs (O), as:
 (I) The grid current targets for the positive (i+∗dq ) sequence. The
direct and quadrature current components address the real and
reactive power flow injection into the ac grid (3.50), respectively;
 (I) The grid current targets for the negative (i−∗dq ) sequence. These
current components were set to zero in order to guarantee a bal-
anced three-phase current injection into the ac grid even during
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Figure 3.22: Overall scheme of grid current control under unbalanced
grid conditions.
the unbalanced grid voltage conditions;
 (I) The measures of the grid currents iabc;
 (I) The data determined by the DDSRF-PLL, specifically: the
angle of the grid voltage θ and the grid voltages transposed in the
positive and negative dq reference frames (uPLL+dq and u
PLL−
dq ) ;
 (O) The voltage targets for the emf of the converter e∗abc.
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3.5.3 Total energy storage control
As pointed out in section (3.2.1), the power that comes to each phase
unit from the dc transmission link Pin, respectively defined as idcUdc,
globally charges its capacitors. On the other hand, each leg of the con-
verter is responsible for sending the power Pout to the ac grid, accord-
ingly defined by ejij , reducing its energy storage amount. Therefore, if
the power losses are neglected, the global energy storage dynamics are
described as:
dWT
dt
= Pin − Pout (3.61)
Acknowledging that the dc input power is not locally controlled, the
real power that is injected into the ac grid is managed in order to address
the desired value for converter energy storage. Based on the previous
equation, the control diagram for the global energy storage presented
in Figure 3.23 was defined. As the figure illustrates, depending on the
kis-1
-
+
-
+
Power to current 
target conversion
H(s)
Grid current dynamics 
and converter model
kp
Pout
*
Controller C (s)
Id (s)
+*
-[3ud      ]
-1PLL+
Pout
Pin
+
-
s-1
Energy model
WT (s)WT (s)
*
Figure 3.23: Block diagram of the total energy storage control.
kis-1
-
+
-
+
kp Pout
*
Controller C (s) Pin
+
s-1
Energy model
-WT (s)
* WT (s)
Figure 3.24: Simplified block diagram of the total energy storage
control.
real and target values for the energy storage, the controller C(s) define
a set-point for the active power flow injection into the network. Accord-
ing to the existing linearity between the real-power flow component and
the direct current component id (3.50) (whenever the u
PLL+
q = 0), the
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target for the active current injection i+∗d into the ac grid is defined.
Consequently, the inner cascaded grid current control loop imposes the
flow of the referred-to current target, and the inherent power flow tar-
get. Assuming that the controller C(s) is designed with much lower
dynamics than the grid current control loop, the grid current dynamics
can be neglected from the energy control stage. In this view, the block
diagram can be simplified to the one presented in Figure 3.24. Focusing
on the simplified block diagram of the energy storage control loop, its
dynamics are described as:
WT (s)
W ∗T (s)
=
ki
s2 + kps+ ki
(3.62)
The kp and ki parameters of controller C(s) define the behavior of
the system dynamics. As the equation suggests, the proportional and
integral part of the controller can be designed to impose a second-order
system response (see Appendix B). Moreover, to avoid eventual distur-
bances between the cascaded control loops (energy storage and grid
power injection), the dynamics of WT were established to be much
slower than its inner loop. Therefore, the settling time of this con-
trol loop was settled to 100 ms6, with a maximum overshoot allowed of
5%. Hence, in accordance with Appendix B, the output power target
P ∗out(s) computed by C(s) is given by:
P ∗Tout(s) =
ki
s
[W ∗T (s)−WT (s)]− kpWT (s)
=
3766.7
s
[W ∗T (s)−WT (s)]− 84.71WT (s)
(3.63)
The bilinear transformation (Tustin) was embraced to discretize the
previous transfer function for a sampling frequency of 10 kHz:
P ∗Tout(z) =
ki︷ ︸︸ ︷
0.1883
z + 1
z − 1 [W
∗
T (z)−WT (z)]−
kp︷ ︸︸ ︷
84.71WT (z)
(3.64)
To validate the performance of this controller, a simulation of the
system response to a change in the reference W ∗T (z) is performed. The
6The settling time of the grid currents was set to 5ms, 20 times faster that the
energy control loop.
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progress of the WT (z) compared to its target is shown in Figure 3.25.
The system exhibit a damped response close to the specified second or-
der system. In practice, as illustrated in Figure 3.26, from the discrete
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Figure 3.25: Energy storage evolution for the step reference change.
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Figure 3.26: Block diagram of the total energy control scheme adopted.
measurements of the individual voltages of the SM capacitors and their
capacitance, the total energy storage of the converter is determined as
(3.6), (3.19), (3.40) and (3.43). As explained in Section 3.2.2, the en-
ergy storage WT has considerable harmonic content at 2ω and 4ω, which
characteristics depend on the operating conditions of the converter. If
not removed from the measurement, the 2ω will be amplified by the con-
troller and afterwards injected into i+∗d , which is not desirable. Hence,
a notch filter tuned to the corresponding frequencies was considered to
remove these parasitic harmonic elements (see Appendix C).
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In accordance with Figure 3.26, the interfaces of this control structure
are subdivided in inputs (I) and outputs (O), as:
 (I) Total energy storage target for the MMC W ∗T ;
 (I) The 6N voltage measurements of the capacitors of the MMC
Ucjki (to quantify WT );
 (I) Magnitude of the positive sequence of the network voltage
uPLL+d (to make the active power to the active current target
conversion);
 (O) Direct current component of the positive sequence target i+∗d .
By combining the total energy storage and the grid current control
schemes, the overall control scheme for the MMC’s external dynamics
is depicted in Figure 3.27. Two cascaded loops can be identified: an
inner loop that manages the converter emf target e∗j as a function of the
grid current targets. In addition, the total energy storage and the reac-
tive power flow targets define the grid current targets for the positive
sequence.
The control of the inner dynamics of the converter will be addressed
in the following sections.
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Figure 3.28: Distribution of the differential dc current components over
the converter legs: for the (a) balanced and (b) unbalanced
energy storage operation.
3.5.4 Differential current control
The differential currents that flow between the converter legs can be
divided into several harmonic elements. Each particular harmonic is
used to address a particular goal, such as energy balancing control, be-
tween the upper and lower arms (vertical balancing) and/or between
the converter legs (horizontal balancing). Hence, as introduced in Sec-
tion 3.2.1, two main current harmonic frequencies are expected to flow
between the converter phase units (idiffj ):
 dc component (0ω) - its purpose is to manage the energy stor-
age of each phase unit. In practice, two dc current components
may coexist in the converter, as illustrated in Figure 3.28. The
dc current component coming from the HVdc transmission line
is subdivided into the converter legs. When the network is bal-
anced and the converter operates at steady state conditions, the
dc current is equally spread by its three legs (Figure 3.28(a)). On
the other hand, for instance, if for some reason, it is required to
increase the energy storage of the phase unit c over the others, an
additional dc current is temporary imposed to flow between the
converter legs (Figure 3.28(b)), which unbalances the dc current
over the converter legs.
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 ac component (ω) - the scope of the ω current component is the
energy balancing over the upper and lower arms of the converter.
This current flows between the converter legs, affecting neither
the dc nor ac currents that flow into the converter.
 ac component (2ω) - an additional harmonic frequency with 2ω
may circulate internally on the converter. Either as a consequence
of the arm modulation technique used or as a repercussion of
the control scheme adopted. This harmonic order component can
be used to achieve some goals as the reduction of the voltage
fluctuation on the capacitors or the reduction of the peak current
of the arms, with the drawback of generating higher losses [78].
In this thesis, priority was given to converter efficiency, and hence
this harmonic frequency was intrinsically removed due to the use
of the direct modulation (see Section 3.3.1).
By applying the Laplace transform to the differential currents model
referred to the stationary frame abc (3.10), the transfer function model
G(s) is obtained as:
G(s) =
Idiffj (s)
Udiffj (s)
=
b
s+ a
(3.65)
where:
Udiffj (s) = L[udiffj (t)]
Idiffj (s) = L[idiffj (t)]
a =
Rarm
Larm
b =
1
2Larm
According to the specifications of the inner currents, due to the en-
ergy storage asymmetries between the converter legs the inner current
controllers should be able to manage asymmetric dc and ac current
components. Therefore, two independent controllers (C1(s) and C2(s))
were selected to individually control the 0ω and ω harmonic frequencies
of Idiffj as Figure 3.29 illustrates. Depending on the error () between
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the measured and target values for the differential current, the corre-
sponding controllers determine the set-point for the differential voltage
drop U+−0∗diffj (s). Assuming that the converter is composed of a large
number of SMs and thus the real voltage drop on the series connected
impedances is identical to its reference (3.66), the inner current control
loop can be simplified to the one presented in Figure 3.30.
U+−0∗diffj (s) ≈ U+−0diffj (s) (3.66)
Controller
C1 (s)
Controller
C2 (s)
+
H(s)
+
-
Idiff (s)
abc*
+
Voltage modulation 
and converter model
G(s)
Differential currents 
transfer function
ε(s)
Udiff (s)
abc*
Udiff (s)
abc
Idiff (s)
abc
Figure 3.29: Block diagram of the inner currents control.
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C1 (s)
Controller
C2 (s)
+
+
-
Idiff (s)
abc*
+
G(s)
Differential currents 
transfer function
ε(s)
Udiff (s)
abc
Idiff (s)
abc
Figure 3.30: Simplified block diagram of the inner currents control.
Assuming that both controllers do not disturb each other’s perfor-
mance, the design of C1(s) and C2(s) was independently addressed ac-
cording to the control of the dc and ac components of the inner currents
respectively.
Design of the controller C1
The control of the dc component of the inner currents is ensured by
the controller C1 and its design was based on the internal model prin-
ciple (IMP). Moreover, the closed-loop system dynamics were intended
to behave as a first-order system to step changes in I
abc[dc]∗
diff (s)
7. Hence,
7I
abc[dc]∗
diff (s) is the dc component of I
abc∗
diff (s), which is presented in Figure 3.30.
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according to the IMP, the controller C1(s) should be composed by two
parts:
C1(s) =
P (s)
Γr(s)
(3.67)
First, the nature of the controller denominator Γr(s) should have the
same nature as the reference signal that is requiring tracking. Therefore,
the if the inner current targets vary as a step, then the controller C1(s)
admits a pole at frequency zero in order to track step-based references:
Γr(s) = s (3.68)
The consequent step in the design of C1(s) is the delineation of the
time response of the closed-loop system, which can be addressed by
the internal mode control principle on the consequent design of the
controller numerator P (s) (see appendix B). In turn, the numerator
P (s) should be composed of two parts. First, as a first order response
of the system to a step change at its input I
abc[dc]∗
diff (s) was demanded,
the low-frequency pole of the process G(s) should be eliminated from
the open-loop transfer function L(s) (3.69).
L(s) =
I
abc[dc]
diff (s)
(s)
= C1(s)G(s) (3.69)
where:
(s) is error between the reference and actual value of I
abc[dc]
diff (s),
C1(s) is the transfer function of the controller in the Laplace domain,
G(s) is the transfer function of the differential currents in the
Laplace domain (it was defined in (3.65))
Hence, the inverse transfer function model of G(s) was included in
the controller numerator. Secondly, the time constant τ of the closed-
loop system dynamics should be also included in C1(s). Thus, the final
form of the controller is:
C1(s) =
P (s)
Γr(s)
=
1
τ
G−1(s)
Γr(s)
=
1
τs
(
s+ a
b
)
(3.70)
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Figure 3.31: Inner current evolution for a step reference change.
The differential currents of the converter should be rapidly controlled
to ensure safe operation on all its devices, in particular, its semicon-
ductors. Hence, for this control loop, it was designed to perform with
a time constant ten times higher than the sampling frequency which,
according to the system parameters presented in Appendix A, leads to
τ= 1 ms. Then, the controller transfer function was obtained:
C1(s) =
100s+ 200
s
(3.71)
This transfer function was then transformed to z using the Tustin
bilinear transformation for a sampling frequency of 10 kHz:
C1(z) =
100z − 99.99
z − 1 (3.72)
To validate the performance of this controller, a simulation of the
system response to a step change at its input was performed. The
progress of the idiffj (t) was compared with its target shown in Figure
3.31. The system displays an exponential evolution that matches with
the specified requirements.
In the next section the procedure used to design the controller C2 to
accordingly manage the ac component of i∗diffj (s) is explained.
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Design of the controller C2
Regarding the design of the controller C2, responsible for managing
the ac component of idiffj (t), the methodology followed was also based
on the internal model principle (IMP). According to the IMP, in order
to achieve an accurate command tracking, the controller should con-
dense the representation of the reference nature [79]. Therefore, the
controller is characterized by two parts. First, as mentioned, the con-
troller should have the representation of the input reference nature at
Γr(s). Secondly, it should include a polynomial P (s) which guarantees
the required closed loop response. Then its structure should be:
C2(s) =
P (s)
Γr(s)
(3.73)
Thus, the controller to be able to track an sinusoidal curve with ω
frequency (3.74), Γr(s) should admit the resonant-based form of the ref-
erence r(t) (R(s) in the Laplace domain), specifically, a double complex
pole tuned to ±ω [79]. Moreover, to avoid stability problems associ-
ated with an infinite gain of the controller at frequency ω, the non-ideal
form of a resonant controller was adopted in Γr(s) (3.75), resulting in
the controller form (3.76) [79].
r(t) = αsin (ωt)
L⇒ R(S) = αω
s2 + ω2
(3.74)
Γ(s) = s2 + ωcs+ ω
2 (3.75)
C2(s) =
P (s)
s2 + ωcs+ ω2
(3.76)
The consequent design step of C2(s) is the calculation of the polyno-
mial roots of P (s) to address the closed loop system response. Next,
lets decompose the plant G(s) (3.65) into the polynomials G1(s) and
G2(s) as:
G(s) =
G1(s)
G2(s)
=
b
s+ a
⇔ G1(s) = b, G2(s) = s+ a (3.77)
Considering the controller form (3.76) and the divided plant (3.77),
in accordance with the system presented in Figure 3.30, the closed-loop
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system response T (s) is characterized by (3.78). The corresponding
polynomial characteristic Pcl(s) is given by (3.79).
T (s) =
G1(s)P (s)
G1(s)P (s) +G2(s)Γ(s)
(3.78)
Pcl(s) = G1(s)P (s)︸ ︷︷ ︸
1
+G2(s)Γr(s)︸ ︷︷ ︸
2
(3.79)
where:
1 G1(s)P (s) = bP (s)
2 Γr(s)G2(s) = s
3 + s2 (a+ ωc) + s
(
ω2 + aωc
)
+ aω2
According to the polynomial characteristic of the closed loop system
it is divided into the part 1 which is linear to P (s), and 2 which is
changeless and is characterized by a third order polynomial, which has
its origin in the product of Γr(s) (3.75) and G2(s) (3.77). Therefore, in
order for it to be possible to reshape the characteristic equation Pcl(s)
and accordingly manage the dynamics of the closed loop system, the
polynomial P (s) should comprehend a second order polynomial with
three coefficients (3.80). Thus resulting the final form of the controller
C2(s) as (3.81), and the closed-loop polynomial characteristic as (3.82).
P (s) = p2s
2 + p1s+ p0 (3.80)
where p0, p1 and p2, are the coefficients of the polynomial P (s).
C2(s) =
p2s
2 + p1s+ p0
s2 + ωcs+ ω2
(3.81)
Pcl = s
3 + s2 (a+ ωc + p2b) + s
(
aωc + ω
2 + p1b
)
+
(
aω2 + p0b
)
(3.82)
The dynamics of the closed-loop scheme are determined by the pre-
vious third order expression, characterized by three roots. Let’s admit
a generic third order polynomial characteristic where two of its roots
dominate the closed-loop dynamics as a second order system, but the
third pole  was settled well above the desired natural frequency (see
appendix B). Then, the final equation characteristic is P ′cl(s):
P ′cl(s) = (s+ )
(
s2 + 2ζω0s+ ω
2
0
)
= s3 + s2 (2ζω0 + ) + s
(
2ζω0+ ω
2
0
)
+
(
ω20
) (3.83)
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Comparing the real (3.82) and the considered (3.83) characteristic
equations, the proper coefficients of the P (s), and accordingly the nu-
merator of C2(s) is obtained as:
a+ ωc + p2b = 2ζω0 +  ⇔ p2 = 2ζω0 + − a− ωc
b
aωc + ω
2 + p1b = 2ζω0+ ω
2
0 ⇔ p1 =
2ζω0+ ω
2
0 − ω2 − aωc
b
ω2 + p0b = ω
2
0 ⇔ p0 =
ω20 − ω2
b
(3.84)
For the ac inner current dynamics, the settling time of the closed-loop
dynamics was chosen to be 5 ms and the maximum overshoot of 5 %,
which directly leads to the natural frequency response ω0 as 1.23 krad/s
and the damping factor ζ =0.69. The third root  was settled at 10ω0.
The resulting controller is:
C2(s) =
1397s2 + 2.22e06s+ 1.849e09
s2 + s+ 9.87e04
(3.85)
The transfer function of the controller is then discretized by using the
Tustin bilinear transformation for a sampling frequency of 10 kHz:
C2(z) =
1512z2 − 2783z + 1290
z2 − 1.999z + 0.999 (3.86)
To validate the performance of this controller, a simulation of the
system response (Figure 3.30- only with C2) to a change in the reference
i∗diffj (z) is performed. The progress of the idiffj (z) compared to its
target is shown in Figure 3.32. The system exhibits a damped response
close to the specified second order system.
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Figure 3.32: Inner current evolution for the sinusoidal reference change.
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Figure 3.33: MMC’s control diagram of the inner differential currents.
In practice, as depicted in Figure 3.33, the inner currents were con-
trolled in the stationary Clarke domain (also named αβo reference
frame) (3.87). The real and target values of the inner currents referred
on the three-phase reference frame (iabcdiff ) were transposed to the Clarke
domain (iαβ0diff ) by applying the corresponding transformation matrix C
(3.88). Then, the deviation between the measured and target values of
the iαβ0diff is handled by the controllers C1(z) and C2(z), which produce
the inner voltage drop target uαβo∗diff . Afterwards, the inner voltage drop
is translated to the stationary three-phase domain, by means of the
inverse Clarke transformation (3.89).
xαβ0(t) = Cxabc(t) (3.87)
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C =
1 −
1
2 −12
0
√
3
2
√
3
2
1
3
1
3
1
3
 (3.88)
xabc(t) = C
−1xαβ0(t) (3.89)
Thus, the interfaces of the inner current control diagram are classified
into inputs (I) and outputs (O), as:
 (I) The inner current targets: iabc∗diff ,
 (I) The differential currents measurements: iabcdiff ,
 (O) The inner voltage drop target uabc∗diff ;
3.5.5 Internal energy storage control
Finally, the last control stage deals with the internal energy storage
balancing of the converter. Depending on the energy storage targets de-
fined for the individual arms or legs of the converter, this stage imposes
a concrete power flow on the converter legs, in order to consummate
the related targets.
Therefore, as introduced in sections 3.2.1 and 3.5.1, on the MMC
applications two types of energy storage deviations are perceptible:
 Energy deviation between phase units W∆jj (t) - which is defined
as the energy storage difference between the phase units of the
converter and it can be managed by a proper control of the dc
current component of idiffj (t) (3.26).
 Energy deviation between stacks W∆j (t)- which is defined as the
energy storage divergence between the upper and lower stacks of
the converter and it is controlled by injecting a sinusoidal current
component into idiffj (t) (3.27).
The internal energy storage control is addressed in the following sec-
tions.
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Figure 3.34: Normalization of the leg’s energy storage in respect to the
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Energy deviation between converter legs
At this stage, managing the absolute energy deviation between the
converter legs is required. Hence, the first step followed was to relate
the energy storage difference between the converter legs (WΣj → W∆jj )
as: W∆abW∆bc
W∆ca
 =
 1 −1 00 1 −1
−1 0 1

︸ ︷︷ ︸
M1
WΣaWΣb
WΣc
 (3.90)
where W∆ab , W
∆
bc and W
∆
ca are the energy storage deviations between the
phase units [a,b], [b,c] and [c,a], respectively. M1 is the matrix which
relates the energy storage deviation between the converter legs.
Logically, once W∆jj is determined, the energy storage knowledge of
the corresponding phase unit j is lost. Then, if the result W∆jj is then
affected by MT1 , the energy storage deviation is obtained normalized in
respect to the mean energy storage of the legs W δj , as emphasized in
Figure 3.34.
As a consequence of the relative energy values being transformed to
normalized quantities (WΣjj → W δj ) (3.91), the energy divergence be-
tween legs can be managed in an absolute manner. This is particularly
interesting due to the fact that this loop can still manage the energy di-
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vergence between the converter legs without impacting the total energy
storage control loop.W δaW δb
W δc
 = k
 1 −1 00 1 −1
−1 0 1

T
︸ ︷︷ ︸
M1
W∆abW∆bc
W∆ca
 (3.91)
where W δj is the absolute energy deviation from W
Σ
j . k is a constant
gain that maintains the energy magnitude drift unchanged from WΣj to
W δj .
Taking into consideration the nature of WΣj (3.32), let’s consider
the three-legs of the converter are balanced and their energy storage is
defined as (3.92). Where W¯Σj is the mean energy stored in the leg j,
W rms2ω and ζ
′ are the rms and phase angle values of the second harmonic
present in WΣj respectively.
WΣabc = W¯ +
√
2W rms2ω
 cos (2ωt+ ζ ′)cos (2ωt+ ζ ′ + 2pi3 )
cos
(
2ωt+ ζ ′ − 2pi3
)
 (3.92)
By applying (3.90) into the defined values for WΣj , the relative energy
storage deviation between the converter legs results as:
W∆abW∆bc
W∆ca
 = k√2W rms2ω
 cos (2ωt+ ζ ′)− cos
(
2ωt+ ζ ′ + 2pi3
)
cos
(
2ωt+ ζ ′ + 2pi3
)− cos (2ωt+ ζ ′ − 2pi3 )
cos
(
2ωt+ ζ ′ − 2pi3
)− cos (2ωt+ ζ ′)

(3.93)
Since the three-legs of the converter were keeping the same energy
amount, the average value of the previous expression over a period
(pi/ω) is zero. Afterwards, if M1T is applied to the previous equation,
the absolute energy deviation W δj is achieved as:W∆aW∆b
W∆c
 = 3k√2W rms2ω k
 cos (2ωt+ ζ ′)cos (2ωt+ ζ ′ + 2pi3 )
cos
(
2ωt+ ζ ′ − 2pi3
)
 (3.94)
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Comparing the absolute energy deviation W δj to the absolute energy
storage WΣj , it is understood that k should be equal to 1/3 in order to
have the same energy discrepancy in the W δj and W
Σ
j . Finally, in order
to quantify the absolute energy deviation between the converter phase
units, should be considered the transformation matrix MΣ2δ, given by:W δaW δb
W δc
 = 1
3
M1M
T
1
WΣaWΣb
WΣc

W δaW δb
W δc
 = 1
3
 2 −1 −1−1 2 −1
−1 −1 2

︸ ︷︷ ︸
MΣ2δ
WΣaWΣb
WΣc
 (3.95)
Depending on the absolute energy deviation target for the converter
legs W δ∗abc, a controller C(s) is responsible for settling a proper dc power
to flow within the converter phase units to address the referred target.
Hence, in accordance with the goals already mentioned for this control
loop, its simplified control diagram is shown in Figure 3.35. The con-
troller C(s) imposes a finite value for the dc power flow P abc∗diff , which is
addressed by the inner current control loop H(s).
As this control loop is designed to manage the energy storage de-
viation between the converter legs, as a requirement, the homopolar
component of W δ∗abc should be zero:
W δ∗a +W
δ∗
b +W
δ∗
c = 0 (3.96)
Then, for some reason, if the particular energy amount γ needs to be
sent to the phase unit ”c” from ”a” and ”b”, the corresponding targets
can be for instance:
W δ∗a = −0.5γ
W δ∗b = −0.5γ (3.97)
W δ∗c = +γ
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Figure 3.35: Block diagram of the leg’s energy deviation control.
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Figure 3.36: Simplified block diagram of leg’s energy deviation control.
If C(s) is designed to respond with one decade less time than the
control loop H(s), the current control loop dynamics can be neglected
from the delineation of C(s). Then, a simplified control loop is accom-
plishable, as shown in Figure 3.36, and it is characterized by:
W δabc(s)
W δ∗abc(s)
=
ki
s2 + kps+ ki
(3.98)
As the previous equation suggests, the controller C(s) is designed
in such a way that the system dynamics are expressed as a second-
order system. The closed-loop system was confined to have a 200 ms
of settling time with a maximum overshoot of 5 % (see Appendix B).
Thus, resulting in the system:
P abcdiff (s) =
ki
s
[
W∆∗abc (s)−W∆abc(s)
]− kpW∆abc(s)
=
941.66
s
[
W∆∗abc (s)−W∆abc(s)
]− 42.35W∆abc(s) (3.99)
The previous transfer function was then discretized by using the
113
Chapter 3 Modular Multilevel Converter Operation and Control
Tustin bilinear transformation with a sampling frequency of 10 kHz:
P ∗Tout(z) =
ki︷ ︸︸ ︷
0.04708
z + 1
z − 1
[
W∆∗abc (z)−W∆abc(z)
]− kp︷ ︸︸ ︷941.66W∆abc(z)
(3.100)
To validate the performance of this controller, it was discretized and
simulated the control scheme of Figure 3.36. The performance of the
controller C(z) (3.100) on the W δabc(z) management is shown in Figure
3.37. The progress of the W δabc(z) system exhibits a damped response
with an overshoot of 5% and a settling time ≈200ms, matching with
the design criteria.
In practice, the absolute energy deviation control was implemented
as shown in Figure 3.38. From the individual measurements of the
SM capacitors and after quantifying the energy stored in each leg of
the converter, the absolute energy deviation is determined according to
(3.95)8. Then, depending on the real and target values for W δabc(z), the
dc component target for the converter inner currents, and the inherent
power flow, are defined.
According to Figure 3.38, in order to manage the energy deviation
between the converter legs, the corresponding inputs (I) and outputs
(O) of the control scheme are:
 (I) The absolute energy deviation target (W δ∗abc).
 (I) The quantification of the absolute energy deviation between
the converter legs (W δabc).
 (O) The dc inner current target i∗diffj ;
Energy deviation between converter arms
As the name suggests, this section deals with the energy balancing
between the upper and the lower arms of the converter. Similarly to
8As mentioned, the WΣj , besides its dc value is also characterized by a relevant
2nd and 4th harmonics. In order to eliminate those ac components from the
measurements two notch filters, respectively tuned at 2ω and 4ω were considered
(see Appendix C).
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Figure 3.37: Leg’s energy deviation evolution for a step reference
change.
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Figure 3.38: Block diagram of leg’s energy deviation control adopted.
what was described in the previous section, depending on the real and
target values settled for the energy storage difference between the arms
W∆jk, the proper power flow is imposed to flow between the converter
legs, but, with an ac nature. Thus, at this stage a similar control
structure to the previous section was adopted, but the controller C(z) is
used to manage the amplitude of the ac power flow Pˆ abc∗diff , as exhibited
in Figure 3.399. After defining the appropriate magnitude of the ac
9As mentioned, W∆jk is characterized by a relevant dc value and the (ω, 3ω) harmon-
ics. In order to eliminate those ac components from the measurements two notch
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Figure 3.39: Block diagram of arm’s energy deviation control adopted.
power flow Pˆ abc∗diff , it is then multiplied by an unitary-based signal ”s”
which has the same frequency ω and phase angle φ+ of the converter
emf (e+abc) (3.101).
s(ω, φ+) =
 cos (ωt+ φ+)cos (ωt+ φ+ − 2pi3 )
cos
(
ωt+ φ+ + 2pi3
)
 (3.101)
The energy deviation between the converter arms has the same model
as the one shown in the previous section. Therefore, the controller
delineated in the previous section was also used to manage the ac power
flow magnitude Pˆ abc∗diff , required to handle the energy deviation between
the converter arms.
According to the figure 3.39, in order to manage the energy deviation
between the converter arms, the corresponding inputs (I) and outputs
(O) of the control scheme are:
 (I) The energy deviation target (W∆∗abc ).
 (I) The energy divergence quantification (W∆abc).
 (I) The phase angle and frequency of the converter emf (φ and
ω).
 (O) The ac target for the inner current flow i∗diffj ;
filters, respectively tuned at ω and 3ω were taken into account (see Appendix C).
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3.5.6 Voltage across the MMC’s dc terminals
In the HVdc field, the dc transmission cables are characterized by
having a small capacitance value between their conductor core and
the metallic/ shield layers [22, 80]. Adding to the fact that there is a
high-voltage drop between those layers, a non-negligible energy amount
stored on the cables is foreseen and therefore they are commonly mod-
eled as a capacitor with value Ccable as illustrated in 3.40(a) [80]. The
positive and negative cable poles are directly connected to the respective
dc poles of the converter and therefore, the converter has the additional
goal of controlling the pole-to-pole dc voltage.
In order to design the pole-to-pole dc voltage control loop for the
MMC electrical circuit of the displayed in Figure 3.40(b), symmetrical
energy distribution between the converter legs is assumed (3.102).{
Ca(t) = Cb(t) = Cc(t) = Cj(t)
UΣa = U
Σ
b = U
Σ
c = U
Σ
j
(3.102)
Thereafter, if an equal voltage drop ∆U is imposed on the converter
legs UΣj + ∆U , it uniformly affects the differential voltage udiffj . Thus,
it has no impact on the inner energy deviation, but on the power amount
that is absorbed from the dc bus. Therefore, by proper management of
the homopolar voltage component of udiff , the energy storage of the dc
transmission line Wdc is controlled as:
dWdc
dt
= Prec − Pin (3.103)
where Pin is the power coming from the HVdc transmission bus and Prec
is the power amount being injected into the HVdc line by the remaining
rectifier.
Depending on the real and target energy storage values for the con-
verter’s dc link Wdc (3.104), a controller C(s) is responsible for settling
a proper homopolar dc power to flow on the converter phase units.
Hence, in accordance with the goals already mentioned, the dc voltage
control loop is depicted in Figure 3.41.
Wdc =
1
2
CcableU
2
dc (3.104)
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Figure 3.40: MMC equivalent circuit for the pole-to-pole dc voltage
control.
The controller C(s) determines the homopolar power flow target
P 0∗diff , which is later converted to the homopolar target of the differ-
ential current i0∗diff . The inner current target is consequently managed
by the differential current loop H(s). In the case of the controller dy-
namics are settled to have a response time with, at least, one decade
more time than the one achieved by the differential current dynamics,
the converter model can be neglected from the delineation of C(s), as
shown in Figure 3.42. The closed control loop dynamics are modeled
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Figure 3.42: Simplified block diagram of the dc-bus energy storage
control.
as:
Wdc(s)
W ∗dc(s)
=
ki
s2 + kps+ ki
(3.105)
As the previous equation suggest, the controller C(s) is designed in
such a way that the system dynamics is expressed as a second-order
system. The closed-loop system was confined to have a 50 ms of set-
tling time with a maximum overshoot of 5 % (see Appendix B). Thus,
resulting the system:
P 0diff (s) =
ki
s
[W ∗dc(s)−Wdc(s)]− kpWdc(s)
= 103
15
s
[W ∗dc(s)−Wdc(s)]− 169.4Wdc(s)
(3.106)
The previous transfer function was discretized by the Tustin bilinear
transformation for a sampling frequency of 10 kHz:
P 0∗diff (z) =
ki︷ ︸︸ ︷
0.7533
z + 1
z − 1 [W
∗
dc(z)−Wdc(z)]−
kp︷ ︸︸ ︷
169.4Wdc(z) (3.107)
To validate the performance of this controller, it was discretized and
simulated the control scheme of Figure 3.42. The performance of the
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controller C(z) (3.107) on the Wdc(z) management is shown in Figure
3.43. The progress of the system exhibits a damped response with an
overshoot of 5% and a settling time ≈50 ms, matching with the design
criteria.
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Figure 3.43: Leg’s energy deviation evolution for a step reference
change.
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Figure 3.44: Block diagram of dc-bus energy storage control adopted.
In practice, the dc-bus energy storage control was implemented as
shown in Figure 3.44. From the dc-bus voltage measurement and the
Ccable estimation, the corresponding energy storage is determined. Then,
depending on the real and target values for Wdc(z) the controller C(z)
determines the homopolar differential power flow target P 0∗diff , later
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translated to the differential current target i0∗diff , which feeds the inner
current control scheme.
According to Figure 3.38, in order to manage the pole-to-pole dc
voltage the corresponding inputs (I) and outputs (O) of the control
scheme are:
 (I) The energy storage target (W ∗dc).
 (I) The pole-to-pole dc-bus voltage (Udc).
 (O) The homopolar inner current target i0∗diff ;
Taking into account all the individual control loops that were pre-
sented earlier, the overall control scheme for the MMC’s inner dynamics
is depicted in Figure 3.45. It can be identified two cascaded loops. An
inner loop characterized by the differential current control loop, that
manages the differential voltage drop target u∗diffj as a function of the
differential current target referred on the Clarke domain i∗diffαβ0 . Then
several external control loops can be observable, particularly the energy
deviation control between the MMC’s legs and arms, as well as, the en-
ergy storage on its dc-bus. Each energy control scheme directly impacts
on the nature of the differentail current target i∗diffj .
The voltage targets defined for the MMC arms, respectively, e∗j (see
Figure 3.27) and u∗diffj (see Figure 3.45) are used in combination with
the dc-bus voltage measurement Udc and the arms total voltage sum
UΣjk to modulate the arm voltages as (3.16) and (3.34).
On the next section, the MMC operating in a broad range of scenar-
ios is examined, which allowed the validation of the elaborated control
schemes presented.
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3.6 Validation of the control scheme
In order to validate the control strategy deduced in the previous sec-
tion, the The´venin-equivalent MMC model [81] and the classical cell
selection method [43] were combined into the Matlab/ Simulink to ana-
lyze the converter control performance in different operating scenarios.
The parameters adopted for the converter were inspired in the current
MMC-HVdc-based interconnector between Spain and France, which is
designated as INELFE and it is introduced in the Appendix A. Es-
sentially it is composed of two independent point-to-point transmission
links rated to 1 GW. One of the transmission links is presented in Figure
3.46. In this experiment, the converter 1 is responsible for absorbing
from the Grid 1 a certain amount of power P and its consequently
injection into the dc transmission line. Furthermore, the converter 2,
which is the focus of this study, it manages the interactions between
its dc and the Grid 2 depending on the reactive power flow and energy
storage targets.
MMC 1- 401 levels
C = 11.4 mF
L = 50 mH
C = 11.4 mF
L = 50 mH
1000 MW
± 320 kV
 Grid 2 
400 kV
 50 Hz
333/ 400 kV
Z=15%
Δ/Yg
 Grid 1 
400 kV
 50 Hz
Yg/Δ
P* Q
*, WT
*, 
Wj
Σ* ,Wj
Δ*
MMC 2- 401 levels
333/ 400 kV
Z=15%
Figure 3.46: INELFE MMC-HVdc-based interconnector scheme.
The verification of the controllers was done in several stages. The
first step was to study the MMC operation at the nominal and steady-
state conditions, which is discussed in section 3.6.1. Latterly, it was
investigated the converter behavior during several types of transients.
The performance of the MMC2 whenever the power transmission is
changed in presented in section 3.6.2. The management of the energy
storage deviation between the converter arms and legs is respectively
presented in section 3.6.3 and section 3.6.4.
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3.6.1 Steady-state operation
For the steady-state operation, it was considered the converter was
running with the nominal conditions. Hence, in order to maintain the
energy storage equal to its nominal conditions its target WΣ∗T was estab-
lished in 35 MJ. Also, no energy storage deviation between the converter
arms and legs are allowed (WΣ
∗
j and W
∆∗
j ). The MMC1 was injecting
1 GW to the dc transmission link and the MMC2 besides controlling
its energy storage targets, it also provides 300 Mvar to Grid 2.
The measured and target values for the arm voltages are illustrated
in Figure 3.47. As can be seen, the disparity between the referred
variables is diminished. Hence, the assumption initially made in (3.17)
have a residual error, which can be negligible without a severe impact
on deductions made. Moreover, the fact that the voltage actual and
target values for the arm voltages are similar, it demonstrates that the
cell selection algorithm is accomplishing its goal.
0 20 40 60 80 100 120 140
0
320
640
704
[kV
]
Time [ms]
64.6 65 65.4
360
380
400
420
 
 
ujk
*
ujk
Figure 3.47: Deviation between the target and real arm voltage profiles.
In Figure 3.48 the characteristics of the electrical currents that flow
on the MMC are illustrated. The most evident fact is the quality of the
ac current waveforms, which incorporate very few harmonic frequen-
cies (THD ≈ 0.36%). As depicted, at steady-state operation, the arm
currents comprises two harmonic current frequencies. One relates the
line currents (1.28 kA ac) and the second relates the inner current flow
(0.52 kA dc). Regarding the differential currents (Figure 3.48(c)), they
result from an equal distribution of the dc transmission line current
by the three legs of the converter (3x0.52 kA). The results also show
that there is no ac differential current component flowing between the
converter legs and, therefore, there is a symmetrical energy distribution
among the six stacks of the SMs. On the other hand, the line currents
are characterized by a THD approximately equal to 0.14%, due to the
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lower harmonic content generated by the MMC. In addition, the results
also show that the converter arms drive half of the line currents.
Regarding the voltage sum of the capacitors and their energy stored,
they are depicted in Figure 3.49. The voltage sum of the capacitor
voltage clusters is balanced and centered at 704 kV. Therefore, with a
10% more voltage than the dc-bus. Since the voltage sum across the N
capacitors is higher than the dc voltage, not all the stack capacitors are
inserted to synthesize the required dc voltage, meaning that some SMs
are redundant and they increase the converter reliability in the event
of a SM malfunction or during energy unbalance transients. Regarding
the mean value of the energy storage, as presented in Figure 3.49(b),
each leg stores ≈ 11.7 MJ, precisely one third of the nominal energy
storage conditions (35 MJ). In respect to the energy deviation between
the upper and lower arms, as shown in Figure 3.49(c), it is centered at
0 MJ, which demonstrates that the upper and lower stacks store the
same energy amount ≈ 5.8 MJ.
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Figure 3.48: Electrical current profile during the steady-state operation.
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Figure 3.49: Energy storage profile during the steady-state operation.
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From Figure 3.49(d), it can be seen that the harmonic spectrum of
the capacitors voltage sum is composed of several components. Besides
the dc voltage value, the most pertinent harmonics are the fundamen-
tal 50 Hz and its 2nd, 3rd and 4th multiples. As previously analyzed,
the fact of those harmonic amplitudes are equal among the six stacks
of the converter, there is an anti-phase disposition in some frequencies
between the upper and lower stacks. This fact is corroborated by ana-
lyzing Figure 3.49(d) and Figure 3.49. The dc, 2nd and 4th harmonic
frequencies are common elements of UΣjU and U
Σ
jL, they are added to-
gether in WΣj and they become canceled in W
∆
j (see (3.6), (3.24) and
(3.25)). In contrast, the fundamental and third harmonic frequencies
are in phase opposition in respect to UΣjU and U
Σ
jL values. Moreover, it
can be also observed that the fundamental and the second voltage har-
monic frequencies are the most relevant in W∆j and W
Σ
j
10, respectively.
3.6.2 AC/DC interactions
This section analyses the performance of the MMC2, whenever there
is a step change in the dc power transmission. The experiment starts
at t=0 ms with the MMC operating at steady state, with the nominal
energy storage conditions. The MMC2 is receiving 500 MW from the
HVdc transmission link, which is after injected into the Grid 2 with
unity power factor. Later on, at t= 100 ms, the power flow in the
transmission link is increased to 1 GW. Suddenly, at t= 400 ms, the
MMC2 starts to provide 300 Mvar with capacitive power factor into
the Grid 2. The most relevant variables of MMC2 were recorded and
illustrated in Figure 3.50.
10The dc value was not considered.
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Figure 3.50: MMC performance during dynamic power flow conditions.
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At the beginning of the experiment, the mean voltage sum of the
capacitors is 704 kV and in accordance with the energy conditions and
the differential current nature, the internally stored energy is symmetri-
cally distributed among the six stacks of the converter. However, due to
the sudden increase of the power transmission at t = 100 ms, it causes
a power imbalance between the dc and the ac sides of the converter,
which globally charge the capacitors. Consequently, the converter con-
trol increases the active power flow injection into the network 2 to bring
back its energy storage back to the nominal conditions. In addition, the
homopolar component of the differential currents is increased to restore
the dc link voltage.
At the step change instant, the inserted ratio of capacitors on the
upper/lower arms is different, which unequally charges the arms. Hence,
as is observable in Figure 3.50(e), the inner current controllers impose
the required ac current component to flow between the converter legs
to overcome the referred perturbation. Once the differential currents
become equal without any evidence of an ac components, the MMC2 is
once again operating in the steady state mode.
As mentioned, at t=400 ms, the reactive power set-point Q∗ was step
changed in the MMC2 from zero to 300 Mvar (cap.). As a result, the
fact of changing the power flow conditions in the converter (hence the
line current magnitude and phase angle) directly impacts the harmonic
content of the capacitor voltage sum. Moreover, a small energy devia-
tion occurs between the upper and lower stacks, which has its origin on
the asymmetry between the insertion index between the upper/lower
stacks at the instant of the grid current change, as was materialized in
the previous transient. Again, the energy deviation control loop im-
posed the circulation of a sinusoidal current between the converter legs
to overcome the disturbance referred to.
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3.6.3 Energy deviation among arms
This section was considered to validate control algorithm used to
manage the energy storage deviation between the converter arms. To
perform this task, at t=0 s, the converter was running with the nominal
power and energy storage conditions. Afterwards at t= 100 ms, the
converter was forced to store more energy on the upper arms than on
the lower ones. Hence, the energy deviation W∆∗j was varied from
zero (upper/lower arms balanced) to 1 MJ (upper arms store 1 MJ
more than the lower ones). Later on, at t= 500 ms, the set-point W∆∗j
was brought back to zero, forcing the arms to be balanced again. The
converter behavior is presented in Figure 3.51.
As can be seen in Figure 3.51(a), at t= 100 ms, the UΣjU voltages start
to deviate from the UΣjL, whereas, the mean energy storage in each leg
of the converter is maintained at its nominal condition of 11.7 MJ (see
Figure 3.51(b)). Figure 3.51(c) illustrate that ≈ 200 ms after the target
was varied, the upper arms become permanently 1 MJ more charged
than the lower. At the contrary, when the set-point W∆∗j is varied from
1 MJ to zero, at t= 500 ms, the converter again reaches its steady-state
operation with similar performance. In this vision, the energy deviation
controller is responding as it was designed for.
The fact of unbalancing the energy storage of the upper/lower stacks,
as can be observed in Figure 3.51(d), does not impact on the ac side
of the converter. This matter only impacts the internal dynamics of
the converter, as illustrated in Figure 3.51(e). As mentioned, the arm’s
energy storage control is performed by imposing a suitable ac power
flow between the converter legs to either impose or remove any energy
deviation between them.
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Figure 3.51: MMC operation with imbalance energy distribution
(arms).
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3.6.4 Energy deviation between phase units
In this section the performance of the MMC2 is tested, whenever
imbalancing the energy distribution between the converter legs is re-
quired. The experiment starts at t=0 ms with the MMC operating at
steady state, with the nominal energy storage conditions. The MMC2
is receiving 1 GW from the HVdc transmission link and it is injecting
300 Mvar (cap.) into the Grid 2. Suddenly, at t= 100 ms, sending 1 MJ
from the leg c is required to store on the leg b of the converter. Later
on, at t= 500 ms, equally balancing the energy between the three legs
of the converter is required. The converter performance is presented in
Figure 3.52.
As can be seen in Figure 3.52(a), from the 200 ms to 500 ms, the volt-
age sum of the capacitors from the upper and lower arms of the phase
unit ”b” clearly have higher voltage than the remaining arms. Whereas,
in the same time window, the arms from the phase unit ”c” distinctly
have less voltage, and the arms from the phase unit ”b” present no
changes. Focusing on the dynamics of the energy storage of the phase
unit ”b” and ”c”, either to imbalance or balance the energy distribu-
tion, as depicted in Figure 3.52(b), both present a second-order evolu-
tion with a settling time around 200 ms, which matches with the design
criteria performed. The fact of moving the energy from one leg to the
other does not perturb the ac power flow condition.
Furthermore, as already mentioned, to manage the total energy stor-
age of each particular phase unit, the flow of a dc current flow is imposed
on the the differential currents, as can be validated in Figure 3.52(e).
To charge the phase unit ”b” over the phase unit ”c” (keeping ”a”
constant), at t=100 ms, the dc component of the differential current
flow is increased/ decreased in the phase units ”b” and ”c” respectively.
Moreover, the sum of the differential currents flow in the converter legs,
particularly before and after the 100 ms, are changeless, which does
not perturb the homopolar component of the differential currents and,
accordingly, the total energy storage of the converter.
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Figure 3.52: MMC operation with imbalance energy distribution (legs).
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3.7 Conclusions
The modular multilevel converter (MMC) apparently has a straight-
forward structure, but in order to be safely operated, it requires a com-
plex control structure. The chapter analyzes the operation of a grid-tied
MMC and, additionally, it is sustained by the relevant mathematical
support.
In accordance with the mathematical analysis of the converter op-
eration, the electrical variables that are required to be controlled were
investigated. Furthermore, this chapter presents the methodology fol-
lowed to deduce the control scheme used in the thesis, as well as, the
procedure used to design all the corresponding compensators embraced.
Finally, after explaining the converter operation and deducing the cor-
responding control structure, it was validated in the Matlab/Simulink
environment. To perform this task, the system parameters of the state-
of the-art VSC-HVdc-based interconnector between France and Spain
(INELFE project) were embraced. Thus, by reproducing several oper-
ating scenarios for the converter, it is demonstrated that the designed
control scheme performs in accordance with the requirements settled.
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Chapter 4
Modeling techniques
4.1 Introduction
The introduction of the modular multilevel converters (MMC) sup-
poses a revolution from the electrical point of view because it is com-
posed of a large number of semiconductor switches. the fact of a HVdc-
based converter is characterized by hundreds of electrical nodes, its
simulation leads to long simulation periods. Hence, to make the MMC
study more affordable, simplified models have been proposed. Depend-
ing on the converter analysis that is intended to be carried out, different
types of models can be selected.
This chapter starts by describing classification of the MMC models,
in respect to their accuracy and inherent computational efforts, intro-
duced by IEEE. The MMC models goes from type 1 (most accurate) to
type 6 (least accurate). In terms of the focus of this thesis, as will be
emphasized later, the type 3 and 4 models are the most relevant to be
studied. Thus, two literature-based models were studied and compared
with two proposed models. The assessment of the simulated models
was done in terms of their accuracy and the related simulation lengths
retrieved.
4.2 IEEE models classification
Due to the relevant number of MMC models present in the literature,
the IEEE Working Group on Modeling and Analysis of Systems Tran-
sients Using Digital Programs [32, 82] proposed a generic classification
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of the corresponding models sorted by their level of detail. The classi-
fication goes from type one (more accurate) to six (less accurate) and
they can be used in different kind of converter studies. For example, ac-
cording to the modeling raking, the details of the converter models goes
from the mathematical modeling of the semiconductors (very detailed
analysis) to the representation of the electrical variables as phasors.
The next sections will clarify the intrinsic level of detail that charac-
terizes each type of model.
4.2.1 Type 1
On the MMC type 1 models, the power structure of the converter is
meticulously duplicated into the simulation environment and its semi-
conductors are characterized by differential equations or equivalent cir-
cuits. Moreover, the semiconductor parameters vary in accordance with
their operating conditions, such as temperature, opening and closing
times of the switches, energy dissipated, etc. Logically, this category of
models provide very accurate results due to fact that they mathemati-
cally describe the physical events of its elements. As a consequence of its
high-level accuracy, it requires very small time-steps (in the nanosec-
onds range), which attains large computational efforts and very long
simulation times [83,84].
The type 1 models, due to their high level of description, are used for
very particular studies, typically, on the semiconductor level. Figure
4.1 shows an equivalent circuit of an IGBT, which can be used on the
type 1-based MMC models [85]. It is a behavioral model which can
accurately describe the static and dynamical characteristics, non-linear
capacitance between power terminals, hard turn-off tail currents of the
referred semiconductor devices. Hence, the results of a type 1 model can
be a good compromise with the laboratory-based implementations [86].
Due to their high accuracy, they are particularly interesting to manu-
facturers that provide custom power electronics based solutions because
they permit to reduce the number of iterations of the corresponding pro-
totypes. However, from the power system studies perspective, due to
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its large computational effort and detail, this group of models is not
plausible [82].
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Gate
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(a) IGBT equivalent circuit.
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Figure 4.1: Type 1-based IGBT behavior model.
4.2.2 Type 2
Type 2 model is a simplification of the type 1, and so relatively less
accurate. In opposition to the type 1, in the type 2 model, the IGBTs
are modeled as ideal switches in series with one non-linear resistor and
in parallel with another non-linear resistor, as pointed out in Figure 4.2.
These resistors are used to describe the non-linear on-state resistors of
the semiconductors [32,82].
The on-state resistors are represented by the V-I curve of the corre-
spondent switches. Hence, the voltage drop that occurs on the IGBT or
diode terminals depend on the driven current respectively done by the
IGBTs or diodes. Moreover, since the switching events of the semicon-
ductors are not described, this model is not suitable for converter studies
that embrace the analysis of the IGBT behavior during the switching
transients.
The fact of this model embraces less computational data than the
previous one, it is relatively faster to simulate. The decrease of the
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Figure 4.2: Type 2-based IGBT behavior model.
computational time, in this case, comes with the cost of losing accuracy.
4.2.3 Type 3
In opposition to the type 2, on the type-3-based model, the resistors
across the power terminals of the diodes and IGBTs can have only two
discrete values, an on-bas d resistor ron in the order of mΩ (if the switch
is closed) or an off-based resistor in the order of MΩ (if the switch is
open). Therefore, the value of the resistor does not depend on the
magnitude of the driven current, but the correspondent cell state and
the sign of the correspondent arm current [32,82]. Hence, whenever the
SM is inserted, the resistance value across its switches depends on the
arm current direction. Hence, if the arm current is positive, the current
flows on the IGBT, whereas, if the arm current is negative it flows on
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Table 4.1: Resistance values across the semiconductors as a function of
the cell state and the arm current direction.
Cell Arm current Resistance value
state sign R1 R2
Inserted
Positive rion roff
Negative rdon roff
Bypassed
Positive r
off
rion
Negative r
off
rdon
where R1 and R2 are the resistors across the upper and lower switches
of the cells, respectively; (rion , rdon) pair is the on-state resistance
values of the IGBTs and diodes respectively; r
off
is the off-state
resistor value applicable to the open-circuit-branch of the SM.
the diode. The resistor values for the switches are exposed in the Table
4.1.
This model, when compared to the type 2, curtails simulation du-
ration due to the simplification of the resistor values from non-linear
functions to two-static values. It should be emphasized that the num-
ber of electrical nodes from the type 1 to 3 models is kept unchanged
and the representation of the semiconductor switches is being simplified.
4.2.4 Type 4
The type 4 model is based on a simplification of the type 3 model. In
this case, the semiconductors are also based on two-state resistor values,
but, the SMs models are then replaced by a The´venin equivalent circuit,
as displayed in Figure 4.3 [32,81,82,88,89].
In order to deduct the The´venin equivalent circuit of a SM, let’s
consider that the voltage across the capacitor C is represented by an
trapezoidal integration method, such as:
Ucjki(t) = RcjkiIcjk(t) + Uceqjki(t−∆t) (4.1)
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Figure 4.3: Progress of the type 4-based MMC model.
where:
Rcjki =
∆t
2C
Uceqjki(t−∆t) =
∆t
2C
Icjki(t−∆t) + Ucjki(t−∆t)
Voy Consequently, after replacing the S1jki and S2jki switches with
their respective equivalent on-state resistors R1jki and R2jki , accord-
ing to Figure 4.3(b), the The´venin equivalent circuit of the jki SM is
obtained as:
RTHjki = R2jki
(
1− R2jki
R1jki +R2jki +Rcjki
)
(4.2)
UTHjki(t−∆t) =
R2jki
R1jki +R2jki +Rcjki
Uceqjki(t−∆t) (4.3)
where (UTHjki , RTHjki) pair is the equivalent The´venin voltage and
resistance of the jki SM, respectively (see Figure 4.3(c)).
The output voltage of each SM Ujki is then given by (4.4). Since the
SMs are connected in series, by adding the series connected (UTHjki ,
RTHjki) values, leads to the arm equivalent voltage ujk (4.5) .
Ujki(t) = UTHjki(t−∆t) + ijk(t)RTHjki(t) (4.4)
ujk(t) =
N∑
i=0
UTHjki(t−∆t)︸ ︷︷ ︸
UTHjk (t−∆t)
+ijk(t)
N∑
i=0
RTHjki(t)︸ ︷︷ ︸
RTHjk (t)
(4.5)
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Figure 4.4: Type 4-based MMC model.
where (UTHjk , RTHjk) pair is the equivalent The´venin voltage and re-
sistance of the jk arm, respectively.
Finally, if each arm can be represented by a variable resistor RTHjk
in series with a voltage source UTHjk (The´venin equivalent) or in par-
allel with a current source ITHjk(UTHjk/RTHjk Norton equivalent), the
number of electrical nodes of the converter is fixed, not depending on
the number of SMs. The type-4 MMC model is presented in Figure 4.4.
As the figure emphasizes, the N SMs that composes the converter arm
are replaced by an equivalent Norton circuit. Therefore, regardless of
the number of SMs that composes each stack, the number of electrical
nodes is kept equal to eleven.
The fact of using a converter model with a changeless number of nodes
is particularly interesting on the converter models that are characterized
by hundreds of SMs. The correspondent time consumption is reduced
in comparison to the previously presented models [81,88,90,91].
The type 4 model, besides being used to study the internal behavior
of the converter and the interactions with its ac and dc buses, it is also
popular to analyze the energy balancing algorithms of the capacitors
within the same stack and to validate the average models of the MMC
(type 5-based), which are introduced in the next section.
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4.2.5 Type 5 and Type 6
The average MMC models are referred to the type-5 and the SMs
of the arms are replaced by controlled sources, average functions or
mathematical representations of the converter. The fact of removing the
dynamics of the switching events (only the average is represented), the
time-steps can be increased, which significantly reduces the simulation
length, whenever compared to the previous models.
Essentially the converter operation is divided into its ac and dc rep-
resentation. Regarding the ac representation of the MMC, from the
converter control the emf of the converter e∗abc (4.6) is settled and, de-
pending on the modulation technique adopted (in (4.7) the nearest level
modulation is considered), the voltages across the arms are imposed as
(4.8), as illustrated in Figure 4.5(a) [82,92,93].
mabc(t) = 2
e∗abc(t)
Udc(t)
(4.6)
where mabc represents the modulating indexes for the converter emf
and Udc is the voltage across the dc link
1.
m′abc(t) = round (Nmabc(t))
1
N
(4.7)

ujU (t) =
Udc(t)
2
(
1−m′abc(t)
)
ujL(t) =
Udc(t)
2
(
1 +m′abc(t)
) (4.8)
If the Kirchhoff voltage law is applied to the electric circuit of Figure
4.5(a), it is concluded that the interactions between the converter and
its ac grid are managed by means of the ac source eabc (4.9) as depicted
in Figure 4.5(b).
eabc(t) = m
′
abc(t)
Udc(t)
2
(4.9)
1The voltage across the capacitor Ceq, which models the total energy storage of the
converter in its dc representation.
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Figure 4.5: ac representation of the MMC type-5-based models.
Hence, by controlling the modulation signals either in magnitude and
phase angle, either in balanced or for imbalanced grid conditions, the
emf of the converter, the interactions with the ac grid are managed.
Regarding the dc representation of the MMC, it is represented by
one capacitor Ceq that models the total energy storage of the MMC
WT . The capacitor has the dc-link voltage Udc across its terminals and
it models the energy storage of the 6N capacitors C with voltage Uc
(4.10).
WT = 6N
[
1
2
CU2c
]
=
1
2
CeqU
2
dc
NUc=Udc⇒ Ceq = 6CSM
N
(4.10)
Similarly to what happens on the two-level-based VSCs, the voltage
across the model capacitor Ceq is managed in accordance with the the
power that flows on its terminals. Hence:
Pac = Pdc + Ploss (4.11)∑
j=a,b,c
vjij = UdcIdc + Ploss (4.12)
Replacing (4.9) into the previous equation divided by Udc leads to:
1
2
∑
j=a,b,c
m′jij︸ ︷︷ ︸
ic
= Idc +
Ploss
Udc︸ ︷︷ ︸
iloss
(4.13)
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Figure 4.6: dc representation of the type 5-based MMC model.
where ic models the current that goes into the ac side of the converter
and iloss models the current losses of the converter (4.14). The resistor
R models the power losses of the converter, which is typically designed
so that the MMC model dissipates 1% of the nominal power [32,93].
iloss =
Ploss
Vdc
= R
i2c
Vdc
(4.14)
Finally, the dc representation of the type 5-based model is illustrated
in Figure 4.6. During the non-dc-fault conditions, the capacitor Ceq is
linked to the dc terminals of the converter. Then the current imbalance
between (Ic − Iloss) and Idc consequently charges or discharges the re-
ferred capacitor. During the fault conditions, since the gating signals of
the IGBTs become blocked and the SM thyristors are ordered to close,
the capacitors become bypassed. Then on the type 5 model a switch in
series with Ceq is added in order to remove this device from the model,
whenever a dc fault occurs [32].
The type 5 model is capable of modeling the interactions between
the converter and the electrical grid as well as the interactions with the
dc grid. However, the inner dynamics of the converter, particularly,
its inner currents and its internal energy balancing, is not possible to
model. Due to the very simplistic way to model this VSC, the type 5
model greatly reduces the simulation time, when compared to the type
1 to 4 models.
The type 6 models, according to their classification, concern the pha-
sor models of the MMC. Due to their nature, they are commonly used
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to study medium-term (time frame 400ms to 10s) and long-term (10s
to several min) power systems transients [32]. This type of models was
not considered in the scope of this thesis.
4.3 MMC modeling techniques analyzed
In the present thesis four MMC models characterized by different
levels of accuracy were analyzed. The purpose of this analysis was
in fact to verify how much time can be saved as the MMC model is
being simplified. As mentioned, the type-1 and -2 models are very
detailed and suitable for studies which require real-time analysis of the
semiconductor behavior, which was not the scope of this thesis. In
contrast, the type 5 and 6 models are not capable to describe the inner
energy dynamics of the converter, which were not suitable for the thesis
scope also. Therefore, the type-3 and -4 based models were the ones
considered to be analyzed in this thesis, specifically in Section 4.3.1 and
Section 4.3.2 respectively. On the other hand, if certain considerations
are made, the DEM model can be further reduced and a new MMC
model is deduced. The simplified DEM (SDEM) is discussed in Section
4.3.3. Finally, a new MMC model, named as simplified dynamic model
(SDM) is deduced and is presented in Section 4.3.4. Along with the
SDEM, and according to the IEEE model’s accuracy ranking, the SDM
is an average model of the MMC but it permits the modeling of the
internal energy balancing dynamics of the converter.
For fair comparison of such methods, the control scheme presented
in the previous chapter was adopted, which determines the arm mod-
ulation index mjk (3.34) that should be applied to each arm, as a de-
pendence on the operational and targets values of the converter. After-
wards, the nearest level modulation (NLM) [45] was adopted to deter-
mine the number of capacitors that should be inserted in the stack jk,
respectively modeled as N∗jk, in order to guarantee the modulation index
target. Consequently, the so called classic cell selection approach [43],
was selected to balance the energy distribution between the capacitors
within the same stack as illustrated in Figure 4.7(a). On the other hand,
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the SDEM and SDM do not model the individual voltage values of the
capacitors, but their voltage sum. Therefore, the procedure to select
the cells is no longer required for these models, which has a simpler
block diagram like the one described in Figure 4.7(b). Hence, by reason
of removing the need to use the ranking-based cell selection methods it
boosts simulation performance.
Classic cell 
selection method
Converter control
Chapter 3
mjk
* Sjki
Sjki,Ucjki,ijkijk,idc,Udc,uj, Ucjki
Nominal targets
INELFE project
Nearest Level 
Modulation
Converter model
Njk
*
Network
(a)
Converter model
Converter control
Chapter 3
mjk
*
ijk,idc,Udc,uj, Ujk
Σ
 
Nominal targets
INELFE project
Nearest Level 
Modulation
Njk
*
Network
(b)
Figure 4.7: Block diagram of the Matlab/ Simulink environment for the:
(a) TDM and DEM; and (b) SDEM and SDM models.
4.3.1 Traditional detailed model
As introduced in the previous section, the traditional detailed model
of the MMC-HVdc is characterized by hundreds of electrical nodes.
Then, the mathematical model of the converter will be characterized
by large matrices, which require suitably large computational efforts.
In addition, as previously explained, each semiconductor is replaced
by a resistor, whose value depends on the operation state (open or
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closed). However, in the Matlab/ Simulink environment, the semicon-
ductor switches were replaced by ideal resistors with either 0 Ω (if the
device is closed) or ∞ (if the device is open).
The performance of the TDM is discussed in Section 4.4.
4.3.2 Data equivalent model
The second model analyzed is designated as the data equivalent model
(DEM), and is based on the The´venin equivalent model of the SMs,
hence categorized as a type 4 [81]. As discussed in the previous sec-
tion, in this model category, the number of electrical nodes does not
depend on the number of SMs that are assembled on the converter
stacks. Therefore, the converter stacks were replaced by their The´venin
equivalent circuit, which vary as a function on the gating signals of the
cells Sjki.
In order to achieve the The´venin equivalent of the converter stacks,
as a type 4-based model, it was necessary to define the resistors values
that model the semiconductors (R1jki and R2jki) in accordance with the
SM states Sjki. In this model, the on-and and off-state resistors for the
IGBTs and diodes were considered equal to 1 mΩ (rion = rdon = ron)
or 100 kΩ (roff ).
The performance of the DEM is discussed in Section 4.4.
4.3.3 Simplified data equivalent model
The simplified data equivalent model (SDEM) is a simplification of
the DEM and it is valid if very particular considerations are made. From
the converter control perspective, particularly its inner energy manage-
ment loops, they do not need the individual voltages of the capacitors,
but their total voltage sum (each arm). Furthermore, if a cell selection
algorithm is adopted that retrieves a high switching frequency of the
cells, it imposes an approximately equal voltage distribution between
the capacitors (4.15) [43,94].
Uceqjk1 ≈ Uceqjk2 ≈ UceqjkN ≈ Uceqjk ⇒ Uceqjk =
UΣjk
N
(4.15)
149
Chapter 4 Modeling techniques
Under these circumstances, it is pointless to save the voltages of 6N
capacitors, and progressively sort them at each time frame. Therefore,
on the SDEM it is considered that there is a symmetrical energy dis-
tribution between the capacitors within the same stack, and so, only
the voltage value of one generic capacitor per stack Uceqjk is recorded,
whereas the others are considered to be equal. Adding the fact that it
was considered that the semiconductor resistors R1jki and R2jki , admit
either zero (device closed) or ∞ (device open) values, it consequently
affects the equivalent The´venin equivalent circuit of each SM as (4.16)
and (4.17).
SM inserted⇒
{
RTHjk(t) = Rc
UTHjk(t−∆t) = Uceqjk(t−∆t)
(4.16)
SM bypassed⇒
{
RTHjk(t) = 0
UTHjk(t−∆t) = 0
(4.17)
where:
Rc =
∆t
2C
Consequently, since the bypassed SMs present no voltage drop, the
arm voltages only depend on the number of the inserted SMs Njk and
their correspondent The´venin equivalent circuit becomes:
Ujk(t) =
(
Rc(t)ijk(t) + Uceqjk(t−∆t)
)
Njk(t) (4.18)
= Rc(t)Njk(t)︸ ︷︷ ︸
RTHjk
ijk(t) + Uceqjk(t−∆t)Njk(t)︸ ︷︷ ︸
UTHjk
(4.19)
Due to the nature of the converter, Njk SMs will be inserted and
charging, whereas the remaining (N −Njk) cells will be bypassed and
keeping their voltage equal to Uceqjk(t−∆t). Then, the voltage sum of
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the capacitors UΣjk(t) is given by:
UΣjk(t) =
(
Rcijk(t) + Uceqjk(t−∆t)
)
Njk(t)︸ ︷︷ ︸
Inserted SMs
+
+ Uceqjk(t−∆t)(t) (N −Njk(t))︸ ︷︷ ︸
Bypassed SMs
UΣjk(t) = Uceqjk(t−∆t)N + (Rcijk(t))Njk(t) (4.20)
Therefore, in order to guarantee a symmetrical energy distribution
between the cells of the same stack, the current voltage Uceqjk(t) is
accordingly obtained as:
Uceqjk(t) =
UΣjk(t)
N
= Uceqjk(t−∆t) +Rcjkijk(t)
Njk(t)
N
(4.21)
Hence, by adopting (4.19), (4.20) and (4.21), a MMC model is ob-
tained that does not provide individual access to the capacitor’s voltages
due to the fact that they are considered equal.
As mentioned, the SDEM saves computational time when compared
to the DEM because it does not required to sort all the cells between
time-steps and it only records the voltage value of one generic capaci-
tor Uceqjk(t −∆t), in opposition to the N capacitors recorded in DEM
Uceqjki(t−∆t).
The performance of the SDEM is presented in Section 4.4.
4.3.4 Simplified dynamic model
The simplified dynamics model is an average-based model of the
MMC, but it is capable of describing the inner dynamics of the con-
verter. Section 4.2.5) introduced an average model of the MMC, which
energy storage is modeled by a single capacitor Ceq that is connected
to the dc terminals of the converter (see Figure 4.6). Since the total
energy storage of the MMC is concentrated in a single capacitor, it does
not model the energy storage deviation between the converter legs and
arms as well as the inner currents of the converter.
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However, if six capacitors were adopted to model the energy storage in
each converter arm, it is possible to model the energy storage deviation
between them.
Therefore, as presented in (3.5), due to the variation of the num-
ber of inserted capacitors over the time to synthesize the required arm
voltages, the equivalent arm capacitance is accordingly affected. How-
ever, if the number of SMs available on the converter is sufficiently large
(4.22), it can be assumed that the arm capacitance can be approximated
to (4.23).
C
[
N∑
i=1
S
jki
(t)
]−1
≈ C
Nmjk(t)
(4.22)
Carmjk (t) =
C
Nmjk(t)
(4.23)
If (4.23) is verified, an expression is achieved that defines the arm
voltage dynamics as a function of the arm modulation index and the
correspondent current flow as:
C
Nmjk(t)
dujk(t)
dt
= ijk(t) (4.24)
However, if both equation sides are multiplied by the arm modulation
index mjk, the dynamics of the voltage sum of the capacitors assembled
in the same stack UΣjk is obtained as:
C
N
dUΣjk(t)
dt
= mjk(t)ijk(t) (4.25)
where C/N is a capacitor with voltage UΣjk that models the energy
storage in each stack on the SDM.
If the arm currents ijk are divided as (3.8), the voltage dynamics of
the capacitor (C/N) is obtained as:
C
N
duΣjU (t)
dt
= mjU (t)
(
idiffj(t) +
ij(t)
2
)
C
N
duΣjL(t)
dt
= mjL(t)
(
idiffj(t) −
ij(t)
2
) (4.26)
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Gathering the information of (3.10), (3.11), (3.35) and (4.26) results
in the MMC model as displayed in Figure 4.8. Where UjΣ and ej are
respectively given by (4.27) and (4.28).
UjΣ(t) = ujU (t) + ujL(t)
= mjU (t)U
Σ
jU (t) +mjL(t)U
Σ
jL(t) (4.27)
ej(t) =
ujL(t)− ujU (t)
2
=
mjL(t)U
Σ
jL(t)−mjU (t)UΣjU (t)
2
(4.28)
uj ~ ej
ij
 Req + jXeq
+
+
-
UjΣ 
2(Rarm+jXarm)
+
-
idiffj
1
2
ijz-1
idiffj
+C
N
UjU 
Σ 
z-1
+C
N
UjU 
Σ 
1
2
ij
dc terminal
positive pole
dc terminal
negative pole
Figure 4.8: Single-line diagram of the SDM configuration.
Depending on the required modulation indexes for each particular
stack mjk, the voltage sum of the arms (4.27) and the converter emf ej
(4.28) values are imposed. Furthermore, depending on the ij(t − ∆t)
and idiffj (t−∆t), the voltage across the (C/N) capacitor is managed.
If the sampling frequency is sufficiently large, the delay propagated to
the voltage UΣjk, due to the measured values of the currents, become
negligible.
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Table 4.2: Capacitances considered for the 40- and 400-cell based MMC.
Number of Voltage across cell’s Energy storage
cells N capacitor Ucjki 35 MJ
40 17.6 kV Cjki=942 µF
400 1.76 kV Cjki=9.42 mF
The performance of the SDM is presented in the next section.
4.4 Comparison of the MMC models
The MMC models, particularly the TDM, DEM, SDEM and SDM,
were examined in the Matlab/ Simulink with the parameters of the
INELFE project, which are given in the Appendix A. As emphasized,
the control scheme of the previous chapter was duplicated to handle
each MMC model. The classic cell selection method was also taken into
account in the TDM and DEM models [43].
As previously introduced, the type 3 MMC models are characterized
by a large number of electrical nodes, being computationally heavy.
Then, to facilitate the analysis of this model, the MMC model analy-
sis was divided in two parts. Initially, the four models referred were
composed of a converter-based on 40 cells in each arm (similarly to a
cascaded two level converter [49]). In the second stage, due to the large
computational effort retrieved by the TDM, the analysis of a 400-cell-
based MMC was composed only of the DEM, SDEM and SDM. Either
on the 40 or 400 cells-based MMC, the capacitors of both converters
were designed to store 35 MJ (see Appendix A), which resulted the
values defined in the Table 4.2.
Finally, the four MMC models are compared in terms of their accu-
racy and time performance in Section 4.4.1 and Section 4.4.2 respec-
tively.
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4.4.1 Accuracy
To examine the behavior of such models, they were experimented in
different operating conditions, particularly for the steady-state and dur-
ing the line-to-ground ac fault intervals. Therefore, the accuracy of the
MMC models was quantified by determining the normalized mean ab-
solute error (NMAE) factor between the signals retrieved by the DEM,
SDEM and SDM in respect to the TDM’s signals.
The NMAE is determined in two stages. First, it was computed the
mean absolute percentage error (MAE):
MAE =
1
Ns
Ns∑
κ=1
|xeκ − xrκ | (4.29)
where Ns is the length of the signal x; the pair (xeκ ,xrκ) is the estimated
and exact values2 of the analyzed signal respectively.
Then, the MAE factor was later normalized (NMAE) in respect to
the signal xr. The normalization of MAE was performed according
to the variables’ nature and it was done either regarding the range or
the mean value of xr on the correspondent interval analyzed. With the
variables that exhibits zero crossings, such as the grid currents, it would
lead to immeasurable normalizations. Hence, it was defined that on the
signals that zero crossings exist, the normalization was accomplished
in respect to the mean value of xr (4.30), or the range of xr otherwise
(4.31).
NMAE(%) = 100
MAE
|mean (xr) | (4.30)
NMAE(%) = 100
MAE
max (|xr|)−min (|xr|) (4.31)
Steady-state operation
In this section the accuracy of the DEM, SDEM and SDM models
for the nominal conditions of the MMC (see Appendix A) is analyzed
2It is reinforced that the signals provided by the TDM were considered as exact
values to compute the NMAE of the DEM, SDEM and SDM models.
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and quantified. The 40-cell-based converter models were implemented
in Matlab/Simulink environment and a stead-state interval where the
converter was injecting 1 GW and 300 Mvar values into its ac network
was selected. Thus, the results are illustrated in Figure 4.12.
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Figure 4.9: Steady-state operation of the MMC’s models (N=40): (a)
voltage across the arm cL; (b) voltage sum of the capacitors
in cL, (c) phase c grid current. (d) cL arm current.
The most evident fact of the figure is that there is a great similarity
between the four models. As illustrated, the fact of having large voltage
steps on the cell’s capacitors, precisely to 17.6 kV, the correspondent
arm voltages have spiky waveforms (see Figure 4.9(a)). The voltage
sum of the stack capacitors and the ac current signals retrieved by
the four models are also identical. Small differences can be spotted
in the converter arm currents signals. The similarities between the
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Table 4.3: NMAE of the DEM, SDEM and SDM at steady-state
operation.
Signal
MMC models
DEM SDEM SDM
ucL 2.49 % 2.15 % 2.33 %
uΣcL 0.22 % 0.19 % 0.32 %
ic 0.35 % 0.38 % 0.32 %
icL 0.97 % 0.91 % 0.88 %
DEM, SDEM and SDM steady-state signals can be corroborated by the
NMAE, shown in the Table 4.3.
As a consequence of the large voltage steps and different switching
instants retrieved by the MMC models, the voltages generated across
the converter stacks are slightly different. This fact contributes to the
relatively large NMAE factors > 2.1 % retrieved by the DEM, SDEM
and SDM in comparison with the TDM. Another consequence of the
large arm voltage steps is the fact of being more complex to control
the converter inner currents, and subsequently the arm currents. This
issue leads to different arm voltage mutation instants for the referred
MMC models and therefore, it is expected that the arm voltages and
the currents retrieve slightly more deviations to the TDM than the
remaining signals.
Furthermore, the deviations presented in the previous table suggests
that, besides the arm voltages, the arm currents are the signals that
most deviate from the TDM. Figure 4.10 clarifies the impact of those
NMAE factors on this time-domain signal. The graphic presented in
Figure 4.10(b) was amplified approximately ≈ 8 times in order to be
identified the deviations between the arm current signals retrieved by
the four models. Therefore it is sought to illustrate that the ≈ 0.9 %
of NMAE that exists on the arm current signals retrieved by the DEM,
SDEM and SDM is reduced.
Additionally, Figure 4.11 presents the divergences between the origi-
nal and the simplification of the DEM. As already mentioned, the DEM
uses a cell selection method that amends the inserted capacitors when-
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Figure 4.10: Ac current in the line c: (a) steady-state and (b) zoomed.
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Figure 4.11: Individual voltages of the capacitors in the arm aU .
ever the Njk value is changed [43]. This fact can be observable at the
integer multiples of 20±2 ms instants. During these intervals, consider-
able inequalities are visible on the capacitor voltages because the Njk
signal is rarely changed in comparison with other intervals (see Fig-
ure 4.11(a)). In opposition, in the simplified version of the DEM, it is
considered that all the capacitors are perfectly balanced and no energy
storage differences occurs between them (see Figure 4.11(b)). Logi-
cally, the individual voltage differences between the DEM and SDEM
models depends on the cell selection method selected. Instead of being
considered the classic sorting method, if the tolerance-band-based cell
selection methods were used [95], the individual voltage differences be-
tween both models would be much higher. However, at steady-state,
the voltage sum of the N capacitors in each arm are approximately the
same, because the total energy storage is managed towards the same
target.
Consequently, the signals retrieved by the 400-cell-based MMC mod-
els are analyzed. However, due to the large computational efforts re-
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Table 4.4: NMAE of the DEM, SDEM and SDM at ac fault operation.
Signal
MMC models
DEM SDEM SDM
ucL 2.85 % 2.34 % 2.33 %
uΣcL 0.24 % 0.20 % 0.25 %
ic 0.35 % 0.38 % 0.36 %
icL 1.00 % 0.93 % 0.91 %
quired to simulate the TDM, it was not considered. The signals re-
trieved by the DEM, SDEM and SDM models are depicted in Figure
4.12. As the voltage steps are reduced, the high-order harmonic con-
tent of the arm voltage waveforms is approximately undetected and,
consequently, the signals retrieved by the three MMC models are prag-
matically identical. Since the TDM was not implemented for the 400-
cell-based condition, the accuracy quantification of these three models
is inconceivable. However, due to the closeness characteristics between
these three models, a good affinity to the TDM is also expected.
AC line-to-ground fault
The accuracy of the referred models during the line-to-ground ac
faults is analyzed in this section. At the beginning of the experiment
the 40-cell-based converter was operating at stead-state and injecting
2/3 of its rated power into the ac grid. Suddenly, at t= 0.1 s, the ac
line c is short circuited to ground and, later returned to its nominal
conditions at t=0.2 s. The relevant waveforms produced by the 40-
and 400-cell-based models are illustrated in Figure 4.13 and Figure 4.14
respectively. In terms of the NMAE, it was determined for the interval
[0, 0.6] s for the 40-cell MMC models, and it is presented in the Table
4.4.
During the ac fault transient, although the results retrieved by the
four models are again very similar and identically describe the same dy-
namic trends, the NMAE factors are marginally higher. The deviations
between the referred models presented in the table also confirm that
the models are very adjacent, exhibiting relatively low discrepancies.
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Figure 4.12: Steady-state operation of the MMC’s models (N=400): (a)
voltage across the arm cL; (b) voltage sum of the capacitors
in cL, (c) phase c grid current. (d) cL arm current.
4.4.2 Time performance
A four second simulation was performed for the 40- and 400-cell-
based MMC models, with the exception of the TDM for 400 cells. Both
simulations were done in the Matlab/ Simulink numerical tool and re-
solved with the ODE45 solver with a maximum time-step of 100 µs.
The simulations were conducted on a 3.4 GHz i7-4770 Intel core CPU
with 16 GB of RAM. The simulation lengths for each particular model
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Figure 4.13: Line-to-ground fault on the phase c applied at [0.1,0.2] s
(N=40): (a) voltage across the arm cL; (b) power injection
into the ac grid; (c) voltage sum of the capacitors in cL;
(d) grid current on the line c; (e) cL arm current.
are presented in the Table 4.5 and related in Figure 4.15.
The TDM is by far the modeling technique that requires more time
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Figure 4.14: Line-to-ground fault on the phase c applied at [0.1,0.2] s
(N=400): (a) voltage across the arm cL; (b) power injec-
tion into the ac grid; (c) voltage sum of the capacitors in
cL; (d) grid current on the line c; (e) cL arm current.
to simulate the behavior of the MMC, even in the reduced 40-cell-based
structure. As the number of cells increases, the simulation lengths prop-
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agated in the TDM trends to evolve extremely fast [90] being impracti-
cable to study the behavior of the 400-cell-based MMC with the TDM
in an ordinary computer. Hence, the use of simplified versions of this
model is motivated. The DEM is capable of ideally reducing the simu-
lation length of the MMC by at least one decade. It required 24 seconds
to simulate a 40-cell-based converter, which is a reasonable value consid-
ering the complexity of the MMC. However, depending on the focus of
the converter studies, the MMC models can be further simplified to the
SDEM or SDM modeling techniques. These two models do not grant
access to the individual voltages of the capacitors, which are not suit-
able for studies that require their use, such as for analyzing in real-time
the switching losses of the converter. The SDEM and SDM retrieve
close results and both can further reduce the simulation lengths propa-
gated by the DEM, regardless of the number of cells that are employed
on the converter.
The number of SMs available in the converter model demonstrate
having a relatively high impact on the DEM. Although the number of
electrical nodes is the same, the fact of considering more SMs in the
simulation means the simulation length is increased due to the sorting
state of the cell’s selective control procedure. The SDEM and SDM
perform similarly and they are undoubtedly capable of reducing the
computational efforts retrieved by the TDM and DEM models.
As the number of cells available on the converter increases in accor-
dance with the results, it seems that the SDM is the modeling technique
that most reduces the simulation length of the MMC (up to 89 % for
N=400 when compared to DEM).
4.5 Conclusions
In this chapter different modeling techniques for the modular mul-
tilevel converter were analyzed. Due to the converter complexity, a
standardization of the MMC models is available in the literature, which
consists of six types of converter models. Therefore, from the type one
(most accurate) to the six (least accurate) several models are available in
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Table 4.5: Simulation lengths of the MMC modeling techniques.
Parameters
MMC models (N=40)
TDM DEM SDEM SDM
Time (s) 2670 24 12 13
Reduction ratio to TDM (%) - 99.1 99.6 99.5
Parameters
MMC models (N=400)
TDM DEM SDEM SDM
Time (s) - 123 16 14
Reduction ratio to DEM (%) - - 87.0 88.6
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Figure 4.15: Simulation lengths retrieved by the converter models
analyzed.
the literature. This chapter describes two literature-based models: the
traditional detailed model (TDM) and the detailed equivalent model
(DEM), respectively categorized as type three and type four. Addi-
tionally, two distinct MMC models are proposed: the simplified data
equivalent model (SDEM) and the simplified dynamic model (SDM).
Finally, the accuracy of the DEM, SDEM and SDM models was an-
alyzed in comparison with the 40-cell based MMC’s TDM. The results
accomplished by the DEM, SDEM and SDM show diminished devia-
tions to the TDM either for the steady-state and for the ac line-to-
ground fault intervals. The arm voltages and currents were the signals
analyzed that retrieved larger deviations between models. This is sup-
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ported with the fact that the large voltage steps on the converter arms
contribute to different mutations of the arm voltages on each particular
model. However, the success of the DEM, SDEM and SDM models are
expected to increase with the number of cells available on the converter
stacks.
On the other hand, the four MMC models were analyzed regard-
ing their intrinsic computational efforts. As the models are becom-
ing more simpler, the simulation lengths are being curtailed without
severely compromising their overall accuracy.
Particularly in the SDEM and SDM models proposed, they are ca-
pable of reducing up to 89 % of the simulation time lengths required
in the The´venin-based model. The time improvement comes with the
cost that the SDEM and SDM models can not individually describe
the voltages of the submodules capacitors. Therefore, they are slightly
restrictive in the converter studies.
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Chapter 5
Modulation techniques for Medium
Voltage MMC
5.1 Introduction
The modular multilevel converter (MMC) is a reasonably young in-
verter technology with a promising future in medium voltage DC (MVdc)
systems, such as large wind turbines in the DC collection grids, large PV
integration, large marine current and wave energy integration [96–99].
The modularity, the redundancy and the high quality voltage wave-
forms makes the MMC a viable solution for dc transmission applica-
tions [94,100–102]. However, the management of the arm voltage wave-
forms and accordingly at the converter output, evokes several concerns
on its performance.
Over time, several modulation techniques have been proposed to com-
pile the required ac voltage at the output of the multilevel-based voltage
source converters [45,102–108]. Most of the proposals were carrier-based
PWM (CB-PWM) and depending on the carrier’s nature, different pulse
patterns are applied to the converter’s switches. Hence, different output
voltage profiles can be conceived at the VSC’s, influencing then their
performance.
This chapter presents a review of the CB-PWM techniques proposed
for the previous multilevel VSC generations. Then, the relating strate-
gies were considered to shape the voltage generated on the MMC’s
arms in combination with an additional capacitor’s energy balancing
algorithm. Additionally, the performance of the presented modulation
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strategies was complemented with the impact analysis of the zero se-
quence signals (ZSS) injection into the MMC arms modulation. A
medium voltage-based MMC model with 15 MW/ 28 submodules is em-
braced to analyze the impact of several arm voltage modulation strate-
gies on the converter performance, namely, on its efficiency, capacitors
ripple and the quality of its waveforms.
This chapter is organized as follows: Section 5.2 presents and dis-
cusses several modulation strategies and zero sequence signals proposed
in the literature that can be used to improve the operation of the invert-
ers. The methodology followed to assess the performance of the MMC
is discussed in Section 5.3. The impact of the modulation strategies
on the converter performance is then argued in Section 5.4. The final
remarks are presented in Section 5.5.
5.2 Multilevel modulation techniques
Several modulation strategies have been introduced to drive multi-
level converters, namely for the Neutral Point Clamped (NPC) [109],
Flying Capacitor (FC) [110] and Cascaded H-Bridge (CHB) [111–115]
and more recently the modular multilevel converter [42,43].
The first three VSC structures require proper PWM-controlled strate-
gies in order to balance the energy storage of their dc-bus capacitors,
without the use of additional hardware [116, 117]. Once the control
scheme of these converters determines the require voltage target for their
output u∗j , it is normalized in accordance with the maximum voltage
amplitude synthesizable at the VSC’s output, particularly, the dc-bus
voltage Udc as:
mj = u
∗
j/Udc (5.1)
The correspondent modulation indexm∗j of a M-level converter is then
compared with (M-1) carriers, resulting then in 2(M-1) logical signals
to drive the correspondent switches of each converter leg. The intrin-
sic features of each CB-PWM techniques and their redundant voltage
vectors are responsible for balancing the dc capacitors voltages [114].
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In terms of the MMC, the energy is no longer stored on its dc side bus
but instead in the capacitors placed inside the submodules. Due to the
converter nature, the grid currents flow directly on the SM’s capacitors
and this situation establishes a great voltage ripple variation. As a
result, the energy stored in the capacitors tends to diverge over the time,
which forces the need to balance the voltage along all the capacitors of
the converter for proper operation [53, 118]. This goal is addressed by
selecting the proper redundant voltage vectors on the MMC arms, but
this stage is done by means of a selective control of the cells.
So, if in the NPC, FC and CHB solutions, the CB-PWM techniques
were used to shape their output voltages and to balance the energy stor-
age of their capacitors regarding the MMC, in this study, this is done
in two stages. First, the CB-PWM schemes are considered to modulate
the arm voltages. In the second stage, the cell selection methods are
required to ensure controlled energy distribution between the capacitors
within the same stack [53, 119]. The flexibility allowed by sorting and
selecting the MMC capacitor’s to be inserted, besides the knowledge
of their individual voltages, also permits a decision on which capaci-
tors are inserted in the chain depending on the SM’s semiconductors
temperatures [120].
The classification of the modulation strategies treated in this work are
depicted in Figure 5.1. The modulation methods are then classified as
carrier-based PWM (CB-PWM), nearest level modulation (NLM) and
selective harmonic elimination (SHE) methods and they are presented
in the sections 5.2.1, 5.2.2 and 5.2.3 respectively. Moreover, the presence
of zero sequence signals injection into the converter modulation are also
discussed in 5.2.4.
5.2.1 Carrier-based PWM
In a carrier-based PWM applied to a M level inverter, (M-1) carriers
are used with particular technicalities as their frequency, amplitude,
phase and dc offset. Combining different specifications on those signals
entails different modulation strategies, which denote a different behavior
of the converter. On the first modulation stage, (M-1) carriers are
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 Modulation Strategies
Nearest Level 
Modulation (NLM)
Carrier- Based 
PWM
Phase Shift Carrier
Level-Based Carrier
Continuous Methods
 Phase Disposition (PD)
 Phase Opposition Disposition (POD)
 Alternate POD (APOD)
 Carrier-Overlapping (CO)
 Variable Frequency (VF)
Discontinuous 
 Third Harmonic -THI-1/6 
 Third Harmonic -THI-1/4
 Switching Frequency Optimal (SFO)
Hybrid Carrier 
 Phase- Shift Disposition (PSD)
 Carrier-Overlapping Disposition  (COD)
No injection of ZSS
 Sinusoidal PWM (SPWM)
Selective Harmonic 
Elimination (SHE)
ZSS injection into 
reference signal
Figure 5.1: Classification of the modulation strategies.
M-1 carriers
6(M-1) Njk*
mjk*
Σsignals
Figure 5.2: CB-PWM techniques applied in MMC applications.
compared to the MMC arms modulation indexes mjk (3.34), resulting
6(M-1) modulation patterns. To be compatible with the ’sort and select’
algorithm, the six groups of (M-1) firing pulses are added and the target
number of inserted capacitors N∗jk (one per arm) is created, as Figure
5.2 illustrates [69].
In this work, the CB-PWM techniques are classified into: level-shifted
PWM (LS-PWM), phase shift-carriers PWM-based (PSC-PWM) and
hybrid PWM (H-PWM). The LS-PWM is characterized by placing (M-
1) carriers in adjacent vertical bands. The PSC-PWM is characterized
by having (M-1) carriers with the same amplitude and frequency how-
ever, shifted in phase angles. Lastly, the hybrid PWM (H-PWM) merges
some characteristics of the LS-PWM and PSC-PWM strategies. The
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individual details are presented in the next sections.
Level-Shifted PWM
The LS-PWM strategies were mainly proposed to be applied on the
multilevel NPC and FC converters [121, 122]. The LS-PWM are not
a suitable option for CHB converters since they produce an unequal
power distribution among the H-Bridge-cells which pollutes the har-
monic spectrum of the grid current1 [122]. The individual LS-PWM
techniques are briefly described in the following sections.
Phase Disposition (PD), Alternate Phase Opposition Disposition
(APOD) and Phase Opposition Disposition (POD): the carriers have
the same amplitude and frequency, but placed in different levels (off-
sets) [108]. The carriers on the PD method have the same phase angle,
as presented in Figure 5.3(a). In POD, the carriers above the zero line
voltage reference are in phase opposition to those below, as shown in
Figure 5.3(b). In the APOD method, all the carriers are alternatively
in phase opposition, as presented in Figure 5.3(c).
The analytical and experimental comparison of the voltage harmonic
spectrum generated by a three-phase/ five-level NPC (5L-NPC) inverter
driven by APOD, POD and PD modulation methods was performed
in [108, 123]. It was demonstrated that the PD has superior harmonic
performance, as long as the carrier frequency is an odd triple multiple
of the fundamental frequency, due to the fact that it concentrates sig-
nificant harmonic energy at the carrier’s frequency and it is canceled
on the VSC’s line to line voltage. Furthermore, if a third harmonic is
injected into the output voltage modulation, the PD continues to re-
trieve better results than the APOD and POD methods in the same
conditions [124,125].
The APOD, POD and PD strategies were also applied to a five-arm-
level MMC without any energy balance strategy [126]. In those con-
ditions, a substantial amount of harmonics on the arm voltages and
1This fact is also extended to the MMC, by the reason of the MMC also being a
cascaded-connected-based cell converter.
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currents was generated due to the fact of the non-controlled and un-
equal voltage across the capacitors. These CB-PWM techniques, under
the refereed conditions, are not suitable for MMC applications [126].
An intermediate mapping between the PD modulation and the firing
pulses of the MMC’s switches was investigated in [127].
Carrier Overlapping (CO): the carriers share the same frequency and
phase, despite the amplitude and offset are designed to overlap the ad-
jacent bands as shown in Figure 5.3(d) [106]. The overlapping distance
between the adjacent carriers is half the value of their amplitude.
This method was compared to the phase disposition methods for a
3-level NPC (3L-NPC) converter [106, 128]. For modulation indexes
lower than 0.7, the CO retrieves far less harmonic distortion on the line
voltages than the PD methods because the reference intercepts more
times the carriers due to the overlapping. On high modulation indexes
(mj >0.8), the harmonics distortion of such methods are similar.
The authors did not find any publications of this strategy applied on
the MMC.
Variable Frequency (VF): it is an evolution of the PD method and it
was created to equalize the power loss distribution along the NPC lev-
els [104, 106]. Whenever the NPC phases are modulated by the phase
disposition method, the switches placed on the top/bottom layers com-
mute more often than the ones placed on the intermediate levels. To
adjust the transition asymmetry, a carrier with higher frequency was
implanted on the intermediate levels as Figure 5.3(e) illustrates.
In opposition, in terms of the MMC, as the arm current reaches its
peak values the voltage of the capacitors trend to drift, which motivates
the need for rotating the inserted capacitors more often. Hence, higher
frequencies on the top levels were considered to change more often the
active SM reference N∗jk as shown in Figure 5.3(f) [129]. The reference
[129] studied the variable-frequency strategy to be applied on the MMC,
but with a crescent carrier frequency as the level increases. However,
in the case of having unequal and unrelated carrier frequencies in each
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Figure 5.3: Level-Shifted PWM strategies:(a) Phase Disposition, (b)
Phase Opposition Disposition, (c) Alternate Phase Oppo-
sition Disposition, (d) Carrier Overlapping and (e) Variable
Frequency - original and (f) Variable Frequency - MMC-
based approach.
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particular level, the harmonic spectrum is increased on the converter’s
line voltages. Hence, to avoid this issue, only two frequencies were
considered, specifically for the intermediate and top layers.
Phase-Shift Carrier PWM
The phase shifting technique was the first multi-carrier-based PWM
strategy presented in the literature. It was used to interleave n two-
level converters that were connected in parallel [103]. All the carriers
have the same amplitude, frequency and offset, but phase-shifted by
(2pi/n) as shown in Figure 5.4. This method reduced the voltage ripple
on the dc-link capacitors and eliminated certain groups of grid current
harmonics [103].
The PSC overcame the asymmetric power distribution among the
floating capacitors on the CHB and FC converters [121, 122, 130]. A
M-level inverter driven by the PSC-PWM with carrier frequency fc,
significant harmonic content will be seen in the converter line-neutral
voltages around (M − 1)fc [125, 130]. Adjusting the frequency of the
carriers in the PSC-PWM method, the correspondent voltage harmonic
spectrum becomes equal to the APOD method [94,123,131].
This modulation mechanism can be used in MMC applications, how-
ever with limited bounds because it is not sensitive to the capacitor
voltages drifts [95]. The reference [69, 132, 133] adapts the PSC-PWM
to operate associated with an additional ranking and selection of cells
approach.
Hybrid Carrier PWM
The denomination of hybrid-carrier is due to the fact that uses multi-
ple CB-PWM techniques. According their features, can only be applied
to converters with odd number of levels.
Phase-Shift Disposition (PSD): it is a combination of the PSC and
PD modulation methods [105, 107, 125]. It is used to drive a M-level
inverter and it consists of placing two groups of (M-1)/2 carriers waves
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Figure 5.4: Phase-shift carrier PWM strategy.
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Figure 5.5: Phase-shift disposition carrier PWM strategy.
with the PSC disposition in two adjacent bands in anti-phase as illus-
trated in Figure 5.5. This modulation method is characterized by plac-
ing significant harmonic content on the phase voltage around fc(M −
1)/2 [125]. Which can be adjusted, as well as the PSC, to retrieve
similar results as the APOD method [123].
The efficiency of the PSD was analyzed for a 5L-NPC and compared
to the previously presented CB-PWM techniques in [107]. The study
reveals that, whenever the converter is operating with higher modula-
tion indexes than 0.7, the PSD retrieves fewer switching losses than PD,
POD, APOD, CO, PSC and COD, as long as the same carrier frequency
is considered on all the correspondent methods [107].
The authors did not find any publications of this PWM strategy
applied to the MMC.
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Carrier Overlapping Disposition (COD): it is a combination of the
the CO strategy with the LS-PWM strategies. In a M-level inverter,
two groups of (M-1)/2 overlapped carriers are placed in two contiguous
bands as Figure 5.6 shows. The combination of different phase angles
for the adjacent carriers formulates different modulations schemes, as
the CO-PD, CO-POD and CO-APOD which are formerly introduced
in the next sections [134].
The authors did not find any publications of this COD modulation
strategy applied to the MMC.
Carrier Overlapping- Phase Disposition (CO-PD): In this strategy
the (M-1) carriers share the same phase as Figure 5.6(a) shows. This
modulation technique was compared to PD, APOD, POD, PSC, CO and
PSD for a 5L-NPC over the linear and over-modulation ranges [107].
The CO-PD retrieves similar results as the CO, being slightly more
efficient for particular low modulation indexes.
Carrier Overlapping- Phase Opposition Disposition (CO-POD): this
strategy imposes that the carriers placed on the upper and lower bands
have their phase angle rotated by 180 degrees as shown in Figure 5.6(b).
Carrier Overlap.- Alternate Phase Opposition Disposition (CO-APOD):
this method settles that two consecutive carriers are placed in antiphase
as Figure 5.6(c) clarifies. The CO-APOD was proposed to be applied
in a 5L-NPC, labeled as SPD in [105].
5.2.2 Nearest level modulation (NLM)
The NLM is a non-carrier method and suitable for MMC-HVdc-based
applications [49]. In contrast to the CB-PWM methods, where the
individual pulse patterns are added to create the N∗jk target, on the
NLM this set-point is obtained directly from the arm modulation index
m∗jk as:
N∗jk = round
(
Nm∗jk
)
(5.2)
where N is the number of SMs available on the MMC stacks.
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Figure 5.6: Carrier overlapping disposition strategies: (a) carrier over-
lapping with Phase disposition, (b) carrier overlapping with
phase opposition disposition and (c) carrier overlapping
with alternate phase opposition disposition.
177
Chapter 5 Modulation techniques for Medium Voltage MMC
0 T/4 T/2 3T/4 T
0
0.2
0.4
0.6
0.8
1
Time (s)
N
or
m
al
iz
ed
 a
m
pl
itu
de
NLM Modulation Technique
Figure 5.7: Nearest Level Modulation.
In this strategy, the modulator (Nm∗jk) is discretized by rounding it
to the closest integer number of SMs attainable, as shown in Figure 5.7.
The greater number of levels is, the more accurate the output waveform
becomes.
The NLM was proposed to drive a 4 asymmetric-CHB cells (81 level
converter) in conjunction to the DTC scheme applied to an induction
machine [45]. When compared to a PWM-based modulation, as the
number of voltage levels is higher, the NLM shows a clear reduction of
the number of switching events [45,121].
The NLM was first applied in MMC applications in 2010 [135], and
since then, has been widely used to drive this converter structure in
HVdc applications [49,95,101,136].
5.2.3 Selective harmonic elimination (SHE)
The SHE is also called programmed harmonic elimination method.
This modulation method consists of an optimization technique that,
in accordance with the desired objective function, provides the firing
pulses that should be applied on the semiconductors [23, 137, 138]. It
can be applied either in real-time or in an oﬄine mode, and is commonly
adopted on power converters to minimize the switching losses, torque
pulsations and elimination of particular low-order harmonics [139,140].
On multilevel converters composed of an high number of voltage steps,
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they can synthesize low-harmonic content-based voltage waveforms and,
therefore, this modulation strategy becomes unsuitable [95, 101, 119].
The author could not find the SHE for MMC applications with more
than 20 levels. Therefore, due to the relatively high number of levels
of the MMC-based case study, this method was not considered in this
study.
5.2.4 Zero sequence signals (ZSS)
Zero sequence signals (ZSS) are triple order harmonics that can be
added to the modulation signals of the three-phase-based power con-
verters. Injecting an odd-multiple of the third harmonic signals (H3,H9,
H15,...) into the modulation of the three-phase system, these harmonics
will be canceled on the line-to-line output voltages. The ZSS are used
to address some goals such as harmonic spectrum reduction of the ac
grid currents, increase the converter efficiency and to increase the linear
range of the converter’s modulation indexes [94,128,141–148].
If no ZSS is considered, it is designated in this work as sinusoidal
PWM (SPWM). Otherwise, depending if they are derivable in the time
domain, as illustrated in Figure 5.1, the ZSS signals are classified in this
work as continuous or discontinuous.
Third Harmonic (THI)
The third harmonic-based ZSS (THI-ZSS) is a continuous common
mode signal that is injected into the voltage modulation of the VSCs,
mainly used to maximize the usage of its dc-bus. The THI-ZSS and
is illustrated in Figure 5.8(a). On two level inverters the amplitude of
the THI-ZSS influences the performance of the converters differently.
If a third harmonic ZSS with (1/6) of the converter’s emf magnitude
is considered, the linear range of the VSC is extended by ≈15.5 % in
comparison with the SPWM, which is the maximum achievable on the
VSCs [141, 143]. Therefore is the typically the ZSS solution adopted
[49, 94, 141, 143]. On the other hand, the injection of a third harmonic
common mode signal with (1/4) of the converter’s output voltage target
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into its modulation, it minimizes the harmonic spectrum on the output
voltages [141].
Switching frequency optimal (SFO)
This technique is also called naturally sampled space vector modu-
lation (SVM) [104, 128, 149]. This ZSS technique is commonly used in
ac drives applications [142] and it is illustrated in Figure 5.8(b). The
ZSS-SFO curve is identical with a triangular curve, but in reality it is
achieved by means of trigonometric functions (5.3).
lim
x→ 0
sin(x)
x
= 1 (5.3)
The amplitude of the triangular waveform is equal to (1/4) of the
output voltage magnitude desired for the converter and, conjointly with
the THI (1/6), the linear range of the VSC’s voltage modulation is
extended by 15 % in comparison with the SPWM [150,151].
Several combinations between the CB-PWM techniques with the SFO-
ZSS were studied [106, 128, 152]. Particulatly on a GTO-tyristor in-
verter, the aggregation of the APOD, PD and CO methods with the
SFO-ZSS reduces the distortion factor of the grid currents, when com-
pared to the CB-PWM techniques on their own [152]. Moreover, the
SFO can slightly reduce the THD in the line-neutral voltages for par-
ticular modulation indexes when combined with PD or CO [106,128].
Discontinuous ZSS (D-ZSS)
On the discontinuous ZSS-based modulations an offset is added to
the modulation index target in such a way that voltage generated at
the VSC’s output it is clamped to a voltage level. In the literature it
is shown that its possible to clamp the converter voltages over 30, 60,
and 120 degrees intervals [142,143,153], and during those intervals the
switching events are avoided [154]. Figure 5.8(c) shows an equivalent
VSC’s voltage reference when it is clamped on its top over 60 degrees.
This particular case is commonly referred in the literature as the flat
top D-ZSS. In this work, the MMC arm voltages were clamped over
180
5.2 Multilevel modulation techniques
0 T/4 T/2 3T/4 T
−0.2
0
0.2
0.4
0.6
0.8
1
Time (s)
N
or
m
al
iz
ed
 a
m
pl
itu
de
No ZSS
 
 
ZSS−THIPWM1/6
ZSS−THIPWM1/4
ujk
*
 w/ THIPWM1/6
ujk
*
 w/ THIPWM1/4
(a)
0 T/4 T/2 3T/4 T
−0.2
0
0.2
0.4
0.6
0.8
1
Time (s)
N
or
m
al
iz
ed
 a
m
pl
itu
de
 
 
0.125
ujk
*
 w/o DZSS
SFO
ujk
*
 w/ DZSS
(b)
0 T/4 T/2 3T/4 T
−0.2
0
0.2
0.4
0.6
0.8
1
Time (s)
N
or
m
al
iz
ed
 a
m
pl
itu
de
 
 
ujk
*
 w/o DZSS
DZSS
ujk
*
 w/ DZSS
(c)
Figure 5.8: The ZSS injected on the MMC’s arm voltage modulation:
(a) a third harmonic, (b) switching frequency optimal (SFO)
and a discontinuous-ZSS.
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the 60 degrees intervals, particularly when the arm currents reach their
positive and negative uppermost values.
The impact of the combination between the modulation techniques
and the ZSS presented on the modular multilevel converter performance
was also analyzed and presented in Section 5.4.
5.3 Methodology followed to assess the converter
performance
The impact of the presented modulation techniques and the cor-
responding aggregation with the ZSS, were analyzed in terms of the
semiconductor’s power losses, harmonic distortion factors of the grid
currents and arm voltages, and finally, the voltage ripple of the SM
capacitors. This study was based on the point-to-point dc transmission
scheme of Figure 5.9. The converter 1 and 2 are characterized by the
parameters shown in the Table 5.1. The MMC1 was controlled to inject
15 MW into the dc bus, whereas the MMC2 was designed to maintain
the dc pole-to-pole voltage at its nominal conditions. The modulation
strategies presented have been implemented on the MMC2, whose per-
formance is being studied in this chapter.
15 MW
± 15 kV
MMC 1 - Inverter 
28 levels
 MV grid 2 
13.8 kV/ 50 Hz
MMC 2 - Rectifier 
28 levels
 MV grid 1 
13.8 kV/ 50 Hz
Figure 5.9: MMC-MVdc transmission system analyzed.
The methodology used to model the MMC2 and to describe its semi-
conductors power losses is presented in Section 5.3.1. The procedure to
used to rotate the inserted capacitors is explained in Section 5.3.2. The
semiconductor’s power losses and the harmonic content retrieved by the
CB-PWM techniques greatly depend on the frequency that is adopted
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for the correspondent carriers. Therefore Section 5.3.3 presents the rea-
soning adopted in the carrier’s frequency design.
Table 5.1: Circuit Parameters used for simulation
Parameters Notation Value
Number of submodules/arm N 28
Rated active power P 15 MW
Power factor cosφ 1
Line voltage ULL 13.8 kV
Grid frequency fgrid 50 Hz
dc-bus voltage Udc ± 15 kV
Cell capacitance (35 kJ/MW) C 4.5 mF
Nominal submodule voltage U¯cjki 1200 V
Arm inductance Larm 20 mH
Grid Inductance Lgrid 5 mH
Parasitic resistance of the inductors R 0.1 Ω
5.3.1 Converter modeling and semiconductor losses
estimation
Several MMC models with different levels of detail have been pre-
sented in the previous chapter. In order to study the modular multi-
level converter efficiency, the DEM was implemented but characterized
by ideal switches (zero or∞ Ω). Then, the semiconductor’s power losses
were estimated according to methodology presented in [155]. As the au-
thor described, to estimate the power losses generated by the switches,
besides the knowledge of its features (voltage drop and energy loss vs.
driven current), the operating characteristics should be recorded dur-
ing the on-state mode (guided current) and during the switching events
(SM capacitor voltage and guided current). Hence, it was necessary
to record the referred electrical signals for the 6N submodules, and, in
addition, the firing pulses Sjki were also recorded to acknowledge the
states of each particular switch.
In terms of the semiconductor device used, in accordance with the
operating conditions presented in the Table 5.1. The nominal voltage
of the capacitors and the electrical current flow on the stacks of the
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converter, the ABB device 5SNA 1500E250300 seems to be a possible
option [156]. The details of this semiconductor device and the method-
ology followed to estimate the power losses produced in this application
are further detailed in the next sections.
On-state losses
The conducting losses of the semiconductors are affected by several
phenomenons such as: the device’s junction temperature (Tj), the volt-
age drop at the devices terminals (IGBTs: UCEsat/ diodes UF ), the
operating currents (IGBTs: iCE / diodes iF ) and, in case of IGBTs, the
driver circuitry voltage (Ug). The average on-state losses of a single SM
IGBT (P conT1 /P
con
T2 ) and the diodes (P
con
D1 /P
con
D2 ) over a grid period ([ts,
Ts]) are given by (5.4) and (5.5) respectively [155].
P conTλ =
1
Tss
∫ ts+Tss
ts
iCE (t) U
[Ug ,Tj ]
CE (iCE (t)) dt (5.4)
where λ, in this context addresses the upper (λ = 1) or the lower upper
(λ = 2) switch of the HBSM.
P conDλ =
1
Tss
∫ ts+Tss
ts
iF (t) U
[Tj ]
F (iF (t)) dt (5.5)
Particularizing (5.4) and (5.5) to the specific IGBTs and diodes of the
jki SM, as well as, the operating state Sjki of the SM
2, it respectively
leads to:
P conTλjki =
1
Tss
∫ ts+Tss
ts
i
jk
(t) U
[Ug ,Tj ]
CE
(
i
jk
(t)
)
STλjki(t)dt (5.6)
P conDλjki =
1
Tss
∫ ts+Tss
ts
i
jk
(t) U
[Tj ]
F
(
i
jk
(t)
)
SDλjki(t)dt (5.7)
2From the SM state Sjki and the arm current direction, it is deduced whether the
upper or lower switches, namely the diodes or the IGBTs, are the devices that
are conducting. Then, a correlation between the SM state and the state of the
correspondent semiconductor should be made STλjki/SDλjki. The STλjki = 1/
STλjki = 0 means that the IGBT Tλ is closed/open. The SDλjki = 1/ SDλjki = 0
means that the diode Dλ is closed/open.
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By applying the previous equations through all the γjki switches, the
total on-state power dissipated on the semiconductors Pcond as:
Pcond =
∑
λjki
(P conTλjki + P
con
Dλjki
) (5.8)
The oscillation of the junction temperature over the different operat-
ing conditions, as the voltage amplitude variation on the gating circuitry
were not considered (Tj ≈ 125 oC/ Ug= 15 V). The non-linear relation
between IGBT’s saturation voltage and the diode’s forward voltage with
the corresponding flowing currents were fitted from the manufacturer
component data (5.9), and they are illustrated in Figure 5.10.
U(i) = a+ b ic ⇒
{
UCEsat(iCE ) = 0.654 + 0.007889(iCE)
0.7483
UF (iF ) = 0.4715 + 0.03069(iF )
0.5314 (V )
(5.9)
0 500 1000 1500 2000
0.5
1
1.5
2
2.5
3
Current flow (A)
Vo
lta
ge
 d
ro
p 
(V
)
Tj=125
oC
 
Ug = 15 V  
UCE
sat
UF
Figure 5.10: Estimated V-I characteristics of the semiconductor used.
Switching losses
The required time that a semiconductors need to commute has a
nonlinear relation with the electrical current that is flowing on the cor-
respondent instant. Therefore, due to the non-zero time interval of a
switching event, some energy is dissipated. For the presented IGBT
device, the switching energy loss was obtained from the component’s
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data-sheet and described as a cubic relation in respect to the switched
current as (5.10), and illustrated in Figure 5.11.
E(i) = a+ b i+ c i2 + d i3 ⇒

EUCE=1250Von (iCE ) = (4.988e-11)i
3
CE
+ (3.697e-8)i2CE
+ (7.264e-4)iCE
+ 0.0868
EUCE=1250Voff (iCE ) = (1.371e-10)i
3
CE
− (6.740e-7)i2CE
+ (2.038e-3)iCE
+ 0.21
EUF=1250Vrec (iF ) = (5.29e-11)i
3
F
− (4.016e-7)i2F
+ (1.109e-3)iF
+ 0.1229
(5.10)
where (iCE , iF ) pair is the collector-emitter current of the IGBT and
diode at the moment of the commutation. (E1250Von , E
1250V
off ) pair is the
energy dissipated on the turn-on and turn-off event of a IGBT which
has a capacitor with 1250V across its terminals. E1250Vrec is the energy
dissipated on a turn-off event of a diode which has 1250 V across its
terminals.
Afterwards, the energy estimation loss (5.10) was linearly adjusted
to the switched voltage value present at the device’s terminals during
the switching event as (5.11) [155].
PonTλjki =
1
TSS
∑
β
(
Ucjki(tβ)
UREFCE
)
E
[Tj ]
onT (ijk(tβ))
PoffTλjki =
1
TSS
∑
γ
(
Ucjki(tγ)
UREFCE
)
E
[Tj ]
offT
(ijk(tγ))
PrecDλjki =
1
TSS
∑
κ
(
Ucjki(tκ)
UREFF
)
E
[Tj ]
recD (ijk(tκ))
(5.11)
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Figure 5.11: Estimated energy lost characteristics of the semiconductor.
where the iCE(tβ)/ iCE(tγ) are the switched currents and UCE(tβ)/
UCE(tγ) are the voltages at the IGBT terminals at the β/ γ triggering/
blocking events.
By applying the previous equations through all the jki switches, the
total power dissipated on the commutation of the semiconductors Psw
is given by:
Psw =
∑
jki
(PonTjki + PoffTjki + PrecDjki) (5.12)
5.3.2 Cell selection strategy
The consequent step of determining the target N∗jk is the genera-
tion of the individual firing signals for the converter switches, in such a
way that balances the energy storage of the individual capacitors. The
schematic of the ’sort & select’ algorithm is illustrated in Figure 5.12.
The sorting algorithm 1 ranks the converter capacitors by their volt-
age Ucjki . Then, depending on the arm current flow direction ijk, it is
selected in 2 the first or the last N∗jk capacitors of the ranked list. As
long as the target N∗jk is not changed, the capacitors that are inserted
on the stacks are not rotated.
As mentioned, this is accomplished by generating a firing pulse with
a value 1 or 0 in Sjki(t), to respectively insert or bypass the capacitor
placed in the jki position. The cell selection algorithm embraced is
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Figure 5.12: Overall scheme of the classic selection method.
named as the classic cell selection method [43] and further details are
provided in the Chapter 7.
5.3.3 Carriers frequency in the CB-PWM methods
In order to achieve a fair comparison between all the modulation
strategies presented, a set of operating conditions was considered on
the frequency design of the carriers used.
As mentioned, each particular carrier-based method introduces a sig-
nificant harmonic content centered on a specific harmonic frequency of
the MMC’s line-neutral voltages spectrum. This frequency is designated
in this work as the carrier central frequency fcc. The intrinsic nature of
the carrier’s disposition endorses a particular harmonic spectrum of the
arm voltages. Then, in order to achieve a fair harmonic distortion com-
parison between all the modulation techniques, the central frequency
should be the same for all the CB-PWM methods.
To reach an equivalent total harmonic distortion over the three emf
voltages of the converter, the central frequency of the carriers should
be equal to an odd multiple of three of the fundamental grid frequency
(5.13) [141].
fcc = 3(2n− 1)fgrid n=1,2 ...∞ (5.13)
In accordance with what has been mentioned, the central frequencies
selected for the carriers were the lowest three-values of n in (5.13),
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Table 5.2: Selected values for the carriers frequencies.
CB-PWM method fcc [Hz]
150 450 750
APOD, POD, PD, CO
fc1 150 450 750
CO-PD, CO-POD, CO-APOD
VF fc1/fc2 150/ 3fc1 450/ 3fc1 750/ 3fc1
PSC fc1
150
N
450
N
750
N
PSD fc1 2
150
N
2
450
N
2
750
N
namely 150 Hz, 450 Hz and 750 Hz. The individual frequency of each
particular CB-PWM carrier is shown in the Table 5.2.
On the LS-PWM techniques, the frequency of the individual car-
riers is equal to the central frequency, because those techniques add
significant harmonic content in the arm voltages, particularly around
the carrier’s frequency. On the VF technique, the carrier levels that
cross the top and bottom part of the arm voltage targets have three
times the frequency of the inner layers due to symmetry issues over
the three-phase system, as has already been pointed out. Finally, as
the phase-shift-based strategies add their harmonic content as a de-
pendence on the number of cells and the individual carrier’s frequency,
the last factor was designed in such a way that the harmonic content
injected in the converter arm voltages would be centered around the
LS-PWM techniques.
If the carriers are designed in accordance with the Table 5.2, in terms
of the APOD, PSC and PSD techniques, they will look as depicted in
Figure 5.13. The figure illustrates an example of the disposition of the
APOD, PSC and PSD carriers for a 8-cell-based MMC. Focusing on
the disposition of the APOD carriers, their frequency is 9 times higher
than the voltage reference (450 Hz if T= 20 ms). On the other hand,
the carriers of the PSC and PSD methods were designed to have 56.25
Hz and 112.5 Hz respectively, as depicted in Figure 5.13(b) and Figure
5.13(c). Thus, if the resultant disposition of the carriers for the APOD,
PSC and PSD methods are investigated, the arm voltage targets will
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cross a particular carrier precisely at the same instant across the APOD,
PSC and PSD methods. As a result, the set-points for the number of
inserted capacitors N∗j retrieved by the APOD, PSC and PSD methods
will be the same. Therefore, the results obtained for the APOD, PSC
and PSD techniques match together.
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Figure 5.13: Similarity between the disposition of the carriers for the:
(a) APOD,(b) PSC and (c) PSD methods.
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5.4 Impact of the modulation techniques on the
MMC-MVDC performance
The CB-PWM and NLM methods in conjunction with each particu-
lar ZSS strategy were used to modulate the arm voltages of the MMC in
the Matlab/ Simulink environment. Then, the total harmonic distortion
generated by each modulation technique is presented in the subsection
5.4.1. On the other hand, the generated losses by the converter are
shown in the subsection 5.4.2. Finally, the voltage ripple of the capaci-
tors is shown in Section 5.4.3.
5.4.1 Power quality
To inspect the impact of the CB-based techniques on the THD gen-
erated on the arm voltages, they were first implemented for the central
frequency of 150 Hz, 450 Hz and 750 Hz without the presence of the
ZSS. In addition, they were also compared with the NLM. The results
are shown in Figure 5.14.
As illustrated in the figure, the NLM is kept equal for the three fcc
scenarios, since it is not a frequency dependent technique. In addition, it
is the technique that minimizes the THD of the arm voltages (whenever
no ZSS is considered). Furthermore, as the central frequency increases,
the THD of the voltage becomes higher, independently of the CB-PWM
employed. Particularly, the CO-POD is the technique that is most
affected with the increase of fcc, its THD is 8.6 %, 11.5 % and 14.2 %
for the fcc respectively equal to 150 Hz, 450 Hz and 750 Hz. This
occurs because the harmonics generated around the central frequency
become more dominant as the frequency of the carriers are incremented,
as Figure 5.15 suggests.
If the zero sequence signals are considered on the MMC arm’s voltage
modulation, more harmonic frequencies are included, which then mag-
nifies the THD factor of the arm voltages, as depicted in Figure 5.16.
In the no-ZSS-based scenario, the arm voltages present less harmonic
content and, logically, the lowest THD factor is retrieved regardless of
the frequency considered for the modulation techniques. By including
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Figure 5.14: Modulation techniques impact on the arms voltages THD:
(a) fcc= 150 Hz, (b) fcc= 450 Hz and (c) fcc= 750 Hz.
a third harmonic with (1/6) of the emf ’s magnitude of the converter
into its modulation, it is the second-lowest THD-based solution. In
contrast, if it included a third-harmonic with (1/4) of the converter’s
magnitude, it originates higher THD factors than for the (1/6) condition
and slightly higher than the THD factors retrieved by the SFO. As the
discontinuous-ZSS is composed of several third-order-based harmonics,
it severely impacts on the arm voltages THD factors.
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Figure 5.15: Carrier’s frequency impact on the arm’s voltage spectrum:
(a) fcc= 150 Hz, (b) fcc= 450 Hz and (c) fcc= 750 Hz.
In terms of the total harmonic distortion (THD) of the grid currents,
the results retrieved by the combination of the modulation techniques
are displayed in Figure 5.17.
First, the MMC operation emphasizes a notably low harmonic distor-
tion of its grid current waveforms, which is an accurate indicator of the
power quality of its waveforms. The presented arm voltage modulations
retrieve the remarkable values for THD between 0.71 % and 2.55 %. The
POD-based techniques are the modulation solutions that more harmon-
ics inject into the grid line currents (apart from the carrier’s frequency).
In opposition, the NLM is the technique that most reduces the grid line
THD. Furthermore, the remaining strategies retrieve alike results in
terms of the current THD. In terms of the zero sequence signals, their
impact on the grid-line currents’ THD is also indistinguishable, as they
got canceled at the line-to-line voltage converter’s output.
For the frequency dependent modulation techniques, the minimum
THD factors for the ac currents are obtained for the lowest central
frequency examined, namely for fcc=150 Hz.
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Figure 5.16: Impact of the ZSS on the arm’s voltage THD: (a) fcc= 150
Hz, (b) fcc= 450 Hz and (c) fcc= 750 Hz.
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Figure 5.17: Modulation methods impact on the total harmonic distor-
tion of the MMC’s line currents for: (a) fcc= 150 Hz, (b)
fcc= 450 Hz and (c) fcc= 750 Hz.
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5.4.2 Converter efficiency
This section presents the average power losses produced by the MMC
semiconductors. Once the results were extracted from the Matlab/
Simulink model, the methodology presented in Section 5.3.1 was fol-
lowed to estimate the power losses. As mentioned, the power losses were
categorized as conducting Pcond, for the intervals that the semiconduc-
tors were closed and hence guiding the arm currents, or as switching
losses Psw, for the events that the semiconductors changed their state.
For each combination between the modulation techniques, carrier’s cen-
tral frequency (if applied) and the ZSSs presented, the conducting and
switching power losses generated were quantified, which are depicted in
Figure 5.18 and Figure 5.19 respectively.
As the converter nature requires the arm current to be continuously
flowing, there is always one semiconductor per submodule that is closed
and carrying the arm current. Then, according to the converter model
(Table 5.1), there are always 28 semiconductors (IGBTs and/ or diodes)
conducting on the converter stacks. The fact that the converter is
operating with the same power flow conditions in all the modulation
techniques presented, the number of inserted capacitors in each leg is
roughly equal. Thus, all the modulation techniques intrinsically enforce
that the number and the nature of the closed switches are approximately
the same. For this reason it is reinforced that regardless of the strategy
adopted to modulate the arm voltages, the average conducting losses of
the MMC are identical. Therefore, under those conditions, as the ver-
tical bar graph of Figure 5.18 illustrates, the conducting power losses
are approximately equal for the three fcc scenarios studied, and their
variance is practically nonexistent.
In terms of the semiconductor’s power losses during the commutation
events, as revealed in Figure 5.19, they are attached to the modulation
strategy used. In the interest of the carrier’s central frequency, as it
increases, the target for inserting the number of cells N∗jk is more often
varied. Therefore, according to the classic cell selection method used, if
N∗jk has more pulses, the MMC cells are more often rotated. This issue
directly increases the semiconductor’s switching frequency and, as a
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result, they will dissipate more power. Moreover, the fact of increasing
the fcc factor, as the vertical bar graph of Figure 5.19 presents, the
switching losses variance becomes more expanded.
Another important aspect for this study is the performance of the dis-
continuous zero sequence signal that is injected into the arms voltage
modulation. Independently of the methodology followed to synthesize
the arm voltages, if a discontinuous zero sequence signal is used to
bypass the capacitors on the most stressful intervals of the semiconduc-
tors, according to the selective control of the cells adopted, it certainly
reduces the power losses (switching). For the modulation scenarios
studied, the aggregation between the NLM modulation with the DZSS
minimizes the switching power losses and the aggregation makes the us-
age of the CB-PWM techniques pointless from the converter efficiency
perspective.
If the continuous-based ZSS are used instead, the converter perfor-
mance should be evaluated individually to the modulation strategy con-
sidered. This happens because it is not a straightforward correlation
between the continuous-based ZSS features with the disposition and fre-
quency of the carriers. However, the APOD/ PSC/ PSD tend to be the
CB-based techniques that most reduces the switching losses (fcc=150
Hz). As the increase of the fcc factor leads to a further increase of the
power dissipation on the CB-based scenarios, on the fcc= 450 Hz and
fcc= 750 Hz circumstances, all the CB techniques exceed the power
dissipation retrieved by the NLM. In contrast, due to the nature of
the carrier-overlapping-based techniques, for the same fcc factor as the
other CB-PWM solutions, the modulation indexes mjk intercepts the
carriers more times, which imposes more pulses in N∗jk. Therefore,
the CO-based techniques tend to compute higher switching events and
power losses as the central frequency factor is enlarged.
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From an efficiency point of view, it is more advantageous to use either
the APOD/ PSC/ PSD (fcc=150 Hz without ZSS) or the NLM (with
the DZSS) due to their reduced generation of the power losses. In fact,
even for the DZSS injection scenario, both solutions are very close.
Hence, the decision to move forward to either solutions may depend on
the intrinsic hardware implementation difficulty that each one requires.
Finally, the total power losses produced can vary from 167 kW (67 kW
+ 130 kW) to 207 kW (67 kW + 140 kW), depending if the NLM with
the DZSS is adopted or the referred CB-based techniques without the
ZSS, respectively. Either ways, the power losses of the semiconductor’s
is roughly equal to 1 % of the MMC rated value, which corroborates
the previous analysis done in the MMC’s efficiency analysis [68,157].
The power losses produced by the MMC is greatly dependent on the
cell selection method adopted. Due to the high rotation of the cells
imposed by the classic cell selection method embraced, the commuta-
tion losses can be further reduced by implementing another strategy.
However, since the focus of this chapter is to analyze impact of the arm
voltage modulation schemes on the converter performance, this fact is
considered to be out of the scope.
5.4.3 Capacitor’s voltage ripple
The combination between the modulation techniques with the ZSS
incites further changes on the MMC performance, namely in the capac-
itor’s voltage ripple. The mean voltage ripple is characterized by the
range of (UΣjk/N) and was normalized in respect to the SPWM. The
impact of the presented modulation strategies on the mean voltage rip-
ple of the MMC’s capacitors are shown in the Figures 5.20 and 5.21
respectively.
Again, the nature of the ZSS entails relevant consequences for con-
verter performance. Regardless of the modulation itself, if the THI
(1/4) is injected on the MMC arms voltage modulation, the capacitor’s
ripple is minimized among the selected ZSSs analyzed. This occurs be-
cause the emf voltage component of the arms is practically aligned with
the line currents. Then, as the THI (1/4) is the technique that most
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Figure 5.20: Impact of the LS modulation strategies on the capacitor’s
voltage ripple: (a) APOD/ PSC/PSD, (b) POD, (c) PD,
(d) CO and (e) VF
reduces the amplitude of the arm voltages when the current reaches its
peak, it intrinsically reduces the voltage amplitude across the converter
stacks. This fact leads to a reduction of the number of capacitors that
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Figure 5.21: Impact of the CO-hybrid and NLM modulation strategies
on the capacitor’s voltage ripple: (a) CO-PD, (b) CO-
POD, (c) CO-APOD, (d) NLM.
are inserted during the peak current instant, which contributes to the
minimization of the capacitor’s voltage ripple.
On the other hand, as the DZSS forces the capacitors to go longer
without being rotated in comparison with the other ZSS techniques.
Under these circumstances, the voltage ripple across the capacitors is
increased to higher values than the ones obtained without the presence
of any ZSS.
The most evident fact is that the inclusion of the third harmonic or
the SFO into the voltage modulation, it has an higher impact on the
capacitors mean voltage ripple than the predisposition of the carriers
and their central frequency fcc. For those ZSS techniques, the impact of
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the disposition of the carriers on the capacitor’s voltage ripple is below
0.3 %, which corroborates their light impact on this factor.
The fact of the carrier-overlapping-based techniques inflicting more
pulses on N∗jk than the other CB techniques, inherently contributes
to a higher rotation of the converter capacitors. Thus, the CO-based
schemes contributes to the capacitor’s average voltage ripple reduction.
Finally, the minimum voltage ripples achieved for the converter capac-
itors were:
 -1.83 %: for CO-PD with THI 1/4 fcc= 150 Hz;
 -1.77 %: for CO-PD with THI 1/4 for fcc= 450 Hz;
 -1.85 %: for CO-APOD with THI 1/4 for fcc= 750 Hz;
For the reasons already pointed out, the aggregation between the
CO-based techniques and the injection of the third harmonic (THI 1/4)
component into the arms voltage modulation leads to the minimization
of the capacitors’ voltage ripple.
5.5 Conclusions
The modular multilevel converter (MMC) has very interesting fea-
tures for medium voltage applications, and one important concern about
this converter is the modulation strategy that should be embraced. This
chapter presents a review and a validation of the modulation strategies
that can be used to modulate the voltages across the converter’s arms.
The alliance between the zero sequence signals and the presented
modulation strategies can be used to achieve several goals such as bet-
ter power quality, higher efficiency or the reduction of the capacitor’s
voltage ripple.
The fact of adding common based signals to the converter’s output
voltages directly increases the total harmonic distortion of the arm volt-
ages of the converter. However, due to the relatively high number of
submodules available on the converter model, the distortion factors of
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its line currents are diminished. The aggregations between the pre-
sented carrier-based strategies and zero sequence signals could not fur-
ther reduce the total harmonic distortion factor retrieved by the nearest
level modulation strategy, which was responsible for a factor of 0.71 %.
Regarding the efficiency of the converter, the modulation schemes for
the MMC does not impact the on-state losses of the semiconductors,
but on the power losses computed by the commutation of the switches.
Depending on the frequency that is selected for the carriers and the
existence of a continuous or discontinuous ZSS, the alternate phase op-
position disposition (APOD) or the nearest level modulation strategies
are the solutions that most reduces the semiconductor’s power losses.
Whenever the converter is operating at the nominal conditions, in the
case of being modulated by those strategies, its semiconductors generate
roughly 1 % of power loss.
In terms of the voltage ripple of the capacitors, in the case of mod-
ulating the arm voltages with carrier-overlapping-based techniques, a
higher rotation of the capacitors is imposed which reduces their voltage
ripple. Additionally, the presence of the third harmonic with (1/4) of
the emf ’s magnitude into the voltage modulation guarantees a higher
reduction of the voltage ripple.
Finally, it is concluded that the selection of the modulation strategy
embraced greatly depends on the factor that needs to be minimized.
Generally, the nearest level modulation is responsible for generating
low harmonic content on the grid currents as well as, it generates less
power losses that the remaining techniques. On the other hand, re-
garding the ZSS, the third harmonic with (1/4) reduces the voltage
ripple of the capacitors, the third harmonic with (1/6) conjointly with
the SFO maximizes the linear range of the modulation and, finally, the
discontinuous-ZSS reduces the switching events and the corresponding
losses of the semiconductors.
203
204
Chapter 6
Adaptive D-ZSS for MMC
applications
The modular multilevel converter (MMC) is being adopted by the
HVdc industry due to its interesting features, such as its efficiency,
which is greatly affected by the modulation strategy adopted. From
the perspective of converter voltage modulation, there are two main
options that notably impact the MMC’s efficiency, namely the strategy
used to rotate the inserted capacitors and the aggregation of the zero
sequence signals (ZSS).
As depicted in the previous chapter, the presence of the discontinuous
zero-sequence signals (D-ZSS) in the arm’s voltage modulation improves
the MMC’s efficiency. So, this chapter formally proposes a technique to
inject a D-ZSS into the MMC’s voltage modulation in order to avoid/
eliminate the semiconductor’s switching events on the time intervals
where their load is maximum. According to the converter output volt-
age magnitude and phase angle, the ZSS injection into the arms voltage
modulation will be adjusted in such a way that clamps the MMC arm
voltages over 60 degrees. By doing this on the referred 60 degrees inter-
vals, the semiconductor’s switching events are reduced which retrieves
less switching losses. The steady-state and dynamic performance of the
proposed method were supported by simulation.
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6.1 The D-ZSS applied on the MMC
A zero sequence signal (ZSS) is a triple-order-harmonics-based signal
that is added to each output voltage reference on the three-phase volt-
age source converters. Depending on the nature of the ZSS selected a
superior performance of the VSCs is obtained [143, 158]. Particularly,
the discontinuous-based ZSS (D-ZSS) are employed in VSCs, in order to
clamp their line-neutral voltages to a particular level. By implementing
this feature on the time intervals where the semiconductors drive large
currents, thereby retrieving large switching losses, it allows the reduc-
tion or elimination of the switching occurrences when the semiconduc-
tor’s load is high. With the adoption of the D-ZSS, when compared
to the non-ZSS-based scenario, the number of switching events can be
potentially higher but they occur on instants with a relatively low load,
which allegedly leads to a more efficient operation of the converter.
The voltage clamping on the three-phase VSCs is done in periodic
time intervals, such as (pi/6), (pi/3) and (2pi/3) radians [158] [151]. To
achieve that goal, the fundamental (2pi) period is respectively subdi-
vided into 12, 6 and 3 intervals and, in each particular section, a par-
ticular arm of the converter is clamped. This work focuses on the (pi/3)
clamping periods, which are illustrated in Figure 6.1. In this scenario,
as mentioned, the fundamental period is subdivided into sextants, which
are numbered from I to VI. In the odd sextants (I, III and V, which
are colored in gray) the emf of the converter phases ej are clamped to
an upper bound. On the other hand, in the even sextants (II, IV and
VI, which are colored in white), the emf voltages are correspondingly
clamped to a lower voltage bound. In each particular sextant, the arm
voltages are suitably clamped to subsequently address the clamping in-
tervals of the ej intervals.
Moreover, the rotation of the defined sextants, by means of ψ, clamps
the converter voltages over different phase angles. This reshapes the
arm voltages, which became flat at different intervals. Contextualiz-
ing to the MMC and depending on the selective control of the cells
embraced, this feature can avoid the rotation of the SMs in the re-
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ferred clamping intervals, reducing the amount of energy lost consider-
ably. The application of the D-ZSS have intrinsic technical limits on
the MMC, which are explored in the next section.
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Figure 6.1: Impact of the D-ZSS on the normalized upper arms voltages
of the modular multilevel converter.
6.1.1 Technical limits and context
The action of imposing a flat voltage on the converter arms is not a
straightforward task, as in the case of the two-level converters. Focus-
ing on the MMC with two arms on each phase unit, whenever the arm
k is clamped to zero, all the correspondent capacitors are removed from
the arm current flow over a sixty-degree interval. Hence, in order to
impose the required dc voltage at the correspondent phase unit’s ter-
minals, the appropriate number of capacitors should be inserted on the
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remaining arm. Hence, if in one hand all the capacitors are removed
from the arm current flow, on the remaining arm, most of the capacitors
become inserted, during the aforementioned sixty degrees interval. This
fact, have a strong impact on the capacitor’s voltage ripple amplitude.
Due to the clamping interval, on the most stressed arm, the capacitor’s
eventually become more time inserted, which leads to an higher voltage
ripple amplitude.
In order to verify the impact of the D-ZSS on the converter efficiency,
a cell selection algorithm whose performance do not rely on the ripple
amplitude of the capacitor’s voltage was selected, namely the classic
cell selection method (see Chapter 6).
Another important fact is the modulation of the converter arms (3.34).
Whenever a D-ZSS is added to the arm voltage references, even if the
arm voltage becomes flat on the correspondent interval, the number
of inserted capacitors should be changed due to the charge/discharge
of the inserted capacitors which are subject to the flowing current, as
shown in Figure 6.2(a). As illustrated, around t = T/2, the arm volt-
age reference is maintained flat at ≈ 0.9 pu, and due to the discharge
of the inserted capacitors UΣjk, the arm modulation index is increased
up to one, inserting all the capacitor in the stack. Therefore, in the
eventual need to clamp the arm voltages to a higher level this could not
be possible, because the correspondent phase unit can not ensure Udc at
the correspondent terminals. Then, the feasibility of this method varies
with the converter design. Specifically, the average value of the voltage
sum of the capacitors may take the following values:
 UΣjk = Udc → In this scenario, the maximum clamping voltage
is less than one. Due to discharge of the capacitors during the
clamping interval, the modulation index increases and it can sat-
urate the converter (mjk = 1), as shown in Figure 6.2(a). As
illustrated, according to the aforementioned operating conditions
and design, whenever the arm voltages are clamped to 0.9 pu, at
the end of the clamping interval, the arm insertion index is already
one. If an higher clamping voltage value is intended, the modula-
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tion index will be saturated, which will cause voltage oscillations
in the dc bus.
 UΣjk > Udc → In this case, not all the cells are used to synthesize
the required dc voltage, however they are rotated over the time
to guarantee symmetrical energy distribution among the cells. As
UΣjk increases beyond Udc, more cells become redundant and the
arm voltages can be clamped to higher voltage values, as Fig-
ure 6.2(b) illustrates. The fact of UΣjk/Udc ≈ 1.1, reduces the
arm modulation index peak, which allows the arm voltage to be
clamped to an higher value (ujk = Udc), without saturating mjk.
With the aim of achieving a modular converter design that can clamp
the arm voltages up to 1 pu, only the second scenario was explored in
this work, particularly in Section 6.2.
6.1.2 Formulation of the ZSS
In terms of the formulation of the ZSS, this is accomplished in real
time depending on the phase angle of the converter rms. Depending
on the disposition of the sextants, as previously emphasized in Fig-
ure 6.1, it is directly known what is the arm voltage that should be
clamped. Therefore, the first definition of the D-ZSS is the clamping
intervals, which vary with the sextants disposition ψ (defined in Figure
6.1). Consequently, the second concern is the maximum voltage that
can be imposed on the converter arms to ergo clamp them. To address
this goal, a proper value is computed for the zero sequence signal ZSS(t)
and it is consequently added to the stack voltage targets (3.16). As a
result, the voltage targets for the MMC arms become:
u∗jU (t) =
Udc(t)
2
− [e∗j (t) + ZSS(t)]− u∗diffj (t)2
u∗jL(t) =
Udc(t)
2
+
[
e∗j (t) + ZSS(t)
]− u∗diffj (t)
2
(6.1)
Considering that the cell’s insertion indexes are not saturated, as
the upper/ lower arm voltages are affected with the ZSS in anti-phase,
from the dc-side perspective, the D-ZSS does not impact the dc-side
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Figure 6.2: D-ZSS impact: (a) on a dc-bus coupled-based MMC (UΣjk =
Udc) or (b) on a dc-bus decoupled-based MMC (U
Σ
jk 6= Udc).
voltage control dynamics. This occurs due to the fact that, from the
dc perspective, it is still synthesized (Udc(t)−u∗diffj (t)) (3.10), which is
obtained from the sum of both equations in (6.1). However, the ZSS(t)
does impact on the voltages that are synthesized across the MMC stacks.
Therefore, according to (6.1) and the arguments already presented, in
any moment, the voltage sum of the upper and lower arm target should
not exceed (6.2), otherwise, the internal voltage drop target u∗diffj is
no longer achievable, which may lead to an uncontrolled scenario of the
converter inner currents.
u∗jU (t) + u
∗
jL(t) = Udc(t)− u∗diffj (t) (6.2)
Focusing on the first sextant, since the emf of the leg ”a” of the
MMC should be clamped to the highest voltage level, the proposed
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ZSS(t) that can be included in the arm voltage targets is given by
(6.3) which accordingly defines the final arm voltage targets in the first
sextant (6.4).
ZSS(t) =
Udc(t)
2
− u
∗
diffa
(t)
2
− ea(t) (6.3)
uaU = 0
uaL = Udc(t)− udiffa
ubU = −eb −
u∗diffb(t)
2
+ ea +
u∗diffa(t)
2
ubL = Udc(t) + eb −
u∗diffb(t)
2
− ea −
u∗diffa(t)
2
ucU = −ec −
u∗diffc(t)
2
+ ea +
u∗diffa(t)
2
ucL = Udc(t) + ec −
u∗diffc(t)
2
− ea −
u∗diffa(t)
2
(6.4)
In this scenario, the arm voltage target in uaU is zero, which means
that no capacitors need to be inserted during the sextant. Under these
circumstances, as there is no energy variation of the capacitors in the
aU stack, there is no need to rotate the correspondent capacitors. As a
result, no switching events will occur on the correspondent arm during
the referred-to sextant. In addition, the synthesized emf of the phase
”a” will be clamped to (6.5), as pretended.
ea =
Udc(t)− udiffa(t)
2
(6.5)
Furthermore, in respect to (6.3), if the first component (Udc/2) is
affected by a voltage level factor k (k ≤ 1), it is possible to clamp the
arm voltages to relatively lower values. This is particularly important
in those MMC designs that can have technical limitations, as argued in
the previous section. Hence, the generic definition of the ZSS(t) on the
sextant I becomes equal to (6.6), which accordingly leads to the arm
voltage targets (6.7).
ZSS(t) = k
Udc(t)
2
− u
∗
diffa
(t)
2
− ea(t) (6.6)
211
Chapter 6 Adaptive D-ZSS for MMC applications

uaU =
Udc(t)
2
(1− k)
uaL =
Udc(t)
2
(1 + k)− udiffa
ubU =
Udc(t)
2
(1− k)− eb −
u∗diffb(t)
2
+ ea +
u∗diffa(t)
2
ubL =
Udc(t)
2
(1 + k) + eb −
u∗diffb(t)
2
− ea −
u∗diffa(t)
2
ucU =
Udc(t)
2
(1− k)− ec −
u∗diffc(t)
2
+ ea +
u∗diffa(t)
2
ucL =
Udc(t)
2
(1 + k) + ec −
u∗diffc(t)
2
− ea −
u∗diffa(t)
2
(6.7)
The same reasoning can be employed in deducing the converter arm
references on the remaining sextants, which results in the generic ZSS(t)
form presented in the Table 6.1.
Sextant Clamp Interval ZSS(t)
I ea ↑ 0 ≤ θc < pi/6 + ψ
(
kUdc(t)2 −
u∗diffa (t)
2
)
−ea(t)
II ec ↓ pi/6 + ψ ≤ θc < 3pi/6 + ψ −
(
kUdc(t)2 −
u∗diffc (t)
2
)
−ec(t)
III eb ↑ 3pi/6 + ψ ≤ θc < 5pi/6 + ψ
(
kUdc(t)2 −
u∗diffb (t)
2
)
−eb(t)
IV ea ↓ 5pi/6 + ψ ≤ θc < 7pi/6 + ψ −
(
kUdc(t)2 −
u∗diffa (t)
2
)
−ea(t)
V ec ↑ 7pi/6 + ψ ≤ θc < 9pi/6 + ψ
(
kUdc(t)2 −
u∗diffc (t)
2
)
−ec(t)
VI eb ↓ 9pi/6 + ψ ≤ θc < 11pi/6 + ψ −
(
kUdc(t)2 −
u∗diffb (t)
2
)
−eb(t)
I ea ↑ 11pi/6 + ψ ≤ θc < 2pi
(
kUdc(t)2 −
u∗diffa (t)
2
)
−ea(t)
Table 6.1: Formulation of the D-ZSS.
where θc (0 ≤ θc ≤ 2pi) is the phase angle of the converter ac voltage
ej . ψ is the phase shift of the ZSS in respect to the converter phase.
6.2 Validation of the ZSS scheme
The impact of the discontinuous-based zero sequence signal (D-ZSS)
on the HVdc-based modular multilevel converter performance is ana-
lyzed in this section. To carry out this task, the parameters of the
INELFE HVdc transmission scheme were considered (see Appendix A).
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As mentioned, the injection of the D-ZSS into the converter modu-
lation can avoid semiconductor switching events at particular intervals,
namely, those which the commutations dissipate higher losses. As in-
troduced in the previous section, there are two degrees of freedom when
it comes to the D-ZSS on the MMC, namely the clamping voltage (k)
and the phase of the ZSS (ψ). The clamping factor k addresses the
clamping voltage on the converter arms. On the other hand, the second
parameter, namely the ZSS’s phase angle, addresses the corresponding
time interval to the referred clamping voltage.
In this context, the case study is analyzed in steady-state and its dy-
namic operation. On the steady-state operation, discussed in Section
6.2.1, the impact of the clamping voltage on the converter performance
is analyzed while ψ is managed to clamp the arm voltages on the inter-
vals whose arm currents are maximum. Thereafter, the impact of the
power factor change on the D-ZSS’s phase angle ψ and the resulting
converter performance is presented in the dynamic operation Section
6.2.2.
6.2.1 Steady-state operation
The D-ZSS and its impact on the converter steady-state performance
is addressed in this section. As discussed earlier, due to its multilevel
characteristics of the MMC, there is the degree of freedom on what
voltage should be elected to clamp arm voltages, which accordingly
leads to different benefits.
The steady-state assessment was based on the a fundamental cycle
operation of the converter at its nominal power conditions. The effect
of several clamping voltage factors k, on the most relevant variables of
the MMC is displayed in the Figures 6.3, 6.4 and 6.5, correspondingly
for k=0.85, k=0.925 and k=1.
The results correspond to one fundamental grid cycle. Particularly,
at t=10 ms, the phase angle of the converter emf was located on the
first sextant1. From Figures 6.3(a), 6.4(a) and 6.5(a) it is deduced
1The arm voltages uaU/uaL are respectively clamped to a low/high voltage level,
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that, on the first sextant, the clamping factor increase directly leads an
higher/lower insertion of capacitors in series on the aL/aU arms. Re-
garding the aU arm, the reduction of the number of inserted capacitors
is also responsible for the reduction of their voltage variation dUΣaU (t)/dt
(see Figures 6.3(b), 6.4(b) and 6.5(b)). On the k=1 scenario, during the
sixty-degree interval, all the aU capacitors become bypassed and there-
fore, the remaining aL withstands the dc voltage in the corresponding
interval.
Regardless of the k factor selected, as displayed in the Figures 6.3(c),
6.4(c) and 6.5(c), it can be detected that the flat tops of ea are aligned
with the grid current peaks, as it was intended. In addition, as previ-
ously argued, one of the arms within the same phase unit is necessarily
clamped to a low voltage level based on the factor k. Under these cir-
cumstances, due to the low target number of inserted capacitors, the
D-ZSS demands fewer switching events in comparison to the sinusoidal-
based modulation. At the limit that (k=1), all the capacitors become
bypassed which inflicts a flat bottom voltage on the suitable arm (equal
to zero). Moreover, no switching events occur during the corresponding
60-degree interval.
Regarding converter power quality, the action of increasing the clamp-
ing factor accordingly leads to the increase of the triple-based harmonics
magnitude present on the arms voltages. Thus, as emphasized in Fig-
ures 6.3(d),6.4(d) and 6.5(d), regardless of the k factor selected, the
triple order harmonics present on the converter emf become canceled
due its three-phase symmetry.
The methodology proposed in [155] to estimate the semiconductor’s
losses was adopted. Moreover, the semiconductor’s power losses and
the average voltage ripple of the MMC capacitors were quantified and
presented in Table 6.2. First, it should be emphasized that, in compar-
ison to the sinusoidal voltage modulation, the appliance of the D-ZSS
reduces the total power losses of the semiconductors with the cost of
an higher control complexity and a slight increase in voltage ripple on
and consequently the emf of the phase ”a” of the converter is clamped to an
upper bound.
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Figure 6.3: D-ZSS impact on the MMC static behavior (k = 0.85).
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Figure 6.4: D-ZSS impact on the MMC static behavior (k = 0.925).
the capacitors. With the increase of the clamping factor, this technique
reduces the switching events and the corresponding losses. At the limit
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Figure 6.5: D-ZSS impact on the MMC static behavior (k = 1.0).
that all the capacitors are removed from the arm current path (k = 1),
the D-ZSS provides 6.6% of total loss reduction in comparison with the
sinusoidal-based modulation.
Table 6.2: Impact of the D-ZSS on MMC operation performance.
Sinusoidal D-ZSS modulation
Parameters analyzed modulation Clamping factor k
0.85 0.925 1.0
Switching losses [MW] 18.95 17.71 17.59 17.31
Conduction losses [MW] 5.44 5.45 5.45 5.46
Total losses [MW] 24.39 23.16 23.05 22.77
Losses reduction [%] - 5.0 5.5 6.6
Average peak voltage of the capacitors [V] 1912 1917 1918 1921
6.2.2 Power step-change operation
To validate the dynamics of the presented D-ZSS technique, a step-
change was conceived on the reactive power flow target. Then, the
converter controllers accordingly adapted the phase angle of the con-
verter emf and grid currents. This action, in accordance to what was
previously mentioned, demands that the D-ZSS dynamically adapt ψ to
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accomplish the alignment between the arm voltages and currents. The
dynamic evolution of the phase angle ψ is illustrated in Figure 6.6.
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Figure 6.6: Dynamic behavior of the D-ZSS on the MMC performance.
The experiment starts with the converter injecting the nominal active
power into the ac grid (see Figure 6.6(a)). At t=100 ms, the nominal
step-change of 300 Mvar (cap.) is settled. The performance of this
method can be analyzed by the complementary observation of the phase
of the converter ac variables in Figure 6.6(b) and the arm voltages shape
in Figure 6.6(c). At the beginning of the experiment the arm voltage
had the shape shown in small axis on the top-left of Figure 6.6(c), with a
clear alignment with the grid current. Afterwords, at the instant t=100
ms, in the presence of the reactive power flow change, the converter’s
emf accordingly changes its phase angle and amplitude to guarantee the
required power flow. Hence, due to the phase relation between the emf
and the grid current, the phase of the ZSS ψ was accordingly upgraded
in order to slightly move the clamping interval, in order to be re-aligned
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to the new operating conditions. The impact of this transition is clearly
observed on the small axis on the top-center of Figure 6.6(c). The har-
monic content of the arm voltage on the fundamental cycle [80 100]ms
clearly changes to a different one at [100 120]ms, due to the arm volt-
age reshaping to reach an alignment with the driven current. As can be
seen, the transition is very fast and, accordingly to the previous section,
ensures an higher efficiency of the converter.
6.3 Conclusions
The feasibility of using discontinuous-based zero sequence signals (D-
ZSS) to clamp the MMC’s arm voltages, either in amplitude and interval
are discussed in this work.
This technique is being used by two level converters to eliminate the
switching events during the intervals with a high level of stress on the
semiconductors. However, when it comes to multilevel inverters there is
the degree of freedom of the clamping voltage that should be selected.
The formulation of the ZSS as well as the technical limitations of the
method on what concerns the converter design is discussed.
The presented method is analyzed for steady-state and dynamic con-
ditions of the converter. Regarding the steady-state operation, the D-
ZSS increases the global efficiency of the converter in respect to the
sinusoidal arm modulation. As the clamping voltage is increased, fewer
switching events occurred, and at the limit in which all the capacitors
are removed from the current path, the D-ZSS reaches reduces the semi-
conductor’s power losses. Several clamping factors were considered for
this study and the removal of all the arm capacitors from the current
flow (maximum clamping factor), is the operating condition that most
reduces the total losses of the semiconductors. The maximum reduction
achieved was equal to 6.6% of the total losses. Moreover, in respect to
the dynamic behavior of the method, even with high power flow tran-
sients, the presented method can be rapidly adjusted to reach the align-
ment between the flat top voltages of the arms and the corresponding
currents.
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Over the last decades, Europe become aware of the need to decar-
bonize the power system and the European countries are increasing
the installed power of renewable energy sources (RES). Particularly, in
the North Sea offshore wind power is being developed fast. In view of
this, high voltage dc transmission (HVdc) is playing an important role
to overcome technical challenges. One of the current foundations that
make the VSC-HVdc attractive is the usage of the modular multilevel
converter (MMC)-based solutions. However, as the number of power
converters and their rated power increases, special attention is being
paid to their efficiency.
The number of submodules used on the MMC can reach several hun-
dreds of units, and the management of their states is a complex task.
Several selective procedures have been proposed in the literature to
manage the submodules states and they lead to different performances
of the converter [43,69,95,159,160]. Each particular method has its own
advantages, they can either minimize the voltage ripple on the HBSM
capacitors, the switching frequency of the semiconductors, the power
losses produced and, lastly, can be implemented with different levels
of complexity. This work compares the performance of the some cell
selection methods proposed in the literature. In addition, two selective
methods to manage the HBSM states are proposed.
This work is organized as follows: Section 7.1 introduces the method-
ology adopted to synthesize the voltages across the converter arms. In
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Section 7.2 the cell selection methods analyzed are presented. Finally,
the simulation results of the strategies studied are illustrated in Section
7.3. The final comments are summarized in Section 7.4.
7.1 MMC’s operating principle: insight of the cell
selection method
In order to study the impact of different cell selection methods on the
performance of a HVdc-based MMC, the global control diagram of the
converter shown in Figure 7.1 was considered. The control structure
scheme and the arm voltage modulation (direct modulation) adopted
were discussed in Chapter 3. Then, in terms of the cell selection method
stage, as shown in Figure 7.1 it was sub-divided in two stages. The first
sub-stage deals with the methodology embraced to compute the target
number of inserted capacitors N∗jk, which was previously discussed in
Chapter 5. The second stage deals with the gating signals calculation
of the IGBTs, which is explored in this chapter, particularly in Section
7.2.
Converter 
control scheme
UdcUcjki ijk uj
P
*
Q
*
ujk
*
Arm voltage 
modulation
Cell selection 
method
mjk
* Sjki
Ucjki
Inputs
Outputs
Inter nal  var iable
Determination of 
pulse patterns
Number of inserted 
caps  calculation
Njk
*
Figure 7.1: Overall control diagram of the MMC.
The nearest level modulation [45], as discussed along the previous
chapters of the thesis, it is an effective method used to compute the
active number of cells N∗jk as:
N∗jk = round
(
Nm∗jk
)
(7.1)
However, at the moment that the target number of inserted capac-
itors is computed, in the NLM strategy, the capacitor voltages on the
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arm jk are treated as equal, then having an equal energy distribution.
In the previous chapters that the NLM was used (sub-stage 1 in Figure
7.1), the classic cell selection method for the second sub-stage was con-
sidered [43]. Thus, since it imposes a high rotation of the capacitors in
such a way that all the capacitors assembled in the same stack store ap-
proximately the same energy (see Figure 4.11), the NLM reveals to be
a straightforward and competent procedure. However, the NLM entails
some problems whenever the selective stage of the capacitors allow an
asymmetric energy storage distribution among the capacitors assembled
in the same stack.
In order to explain the bottleneck of the rounding function of the
NLM, lets consider the voltage distribution of the 400 capacitors pre-
sented in Figure 7.21. The 400 cell voltages are inside the band defined
by 1.6 kV ±10 % and they are balanced in accordance with the CTBsort
approach. As the figure illustrates, from time t=1.3773 s to t=1.3774 s,
61 SMs reach the maximum limit (1.6 kV+10 %) and they are replaced
by the 60 SMs with the lowest voltages with ≈ 1.4 kV. Since (7.1) do
not consider the individual voltages of the capacitors, the correspon-
dent stack suffers a variation of ≈ 23 kV, as illustrated in Figure 7.3(a).
Therefore, under these circumstances, the real arm modulation index
imposed by the CTBsort method does not satisfy the modulation index
target m∗jk. However, the converter control corrects this deviation as if
it was a perturbation, as shown in Figure 7.3(b).
The voltage gap originated by the NLM can be understood as a per-
turbation from the MMC control perspective and it should be corrected.
To address this goal the standard NLM approach depicted in Figure 7.4
was evolved to the procedure shown in Figure 7.5. If at the instant
that N∗jk is determined, the ranking list L of the cell selection method
is known, the target number of inserted capacitors N∗jk can be iterativ-
elly amended. To do so, it is determined an initial estimation number
of capacitors to be inserted Njk by the standard form of the NLM 1 .
Afterwards, at the adjust stage 2 (see Figure 7.5), the first N ′jk capac-
1These results were retrieved by the CTBsort cell selection method proposed in [95],
which is later discussed in Section 7.2.3
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Figure 7.6: Iterative-based NLM impact on the converter arms modula-
tion: (a) arm voltages and (b) number of inserted capacitors.
itors of the known list are added and the resultant modulation index
(7.2) is compared to the modulation index target (input of the stage
1 ). Consequently, if the arm modulation index target is higher/lower
than the retrieved by the first N ′jk capacitors of the list, N
′
jk is in-
cremented/decremented by one capacitor. This procedure is repeated
until the target number of inserted capacitors is found that most ap-
proximate the arm voltage target and real values. The final value of N ′jk
will became the final target number of cells inserted N∗jk, which feeds
the cell selection method stage 3 . Other methods have been proposed
to adjust N ′jk in order to minimize the perturbation imposed by the cell
selection method on the converter control [161,162].
m′jk =
N ′jk∑
ii=1
UcjkL(ii)
UΣjk
(7.2)
where ii is the index that crosses the sorting list L. UcjkL(1) is the
voltage of the first capacitor in the list.
The impact of adjusting the target number of inserted capacitors as
an iterative-based NLM is illustrated by means of red curves in Figures
7.6(a) and 7.6(b). If the sorting list is considered at the time that
N∗jk is determined, once the SMs need to be rotated (the capacitor
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hit the tolerance band) and in order to avoid a voltage gap on the
arms (see Figure 7.6(a)), the inserted number of SM’s target will be
iterativelly upgraded. Thus, due to the adjustment of N∗jk, it will have
a discontinuity. As a result, the arm voltages and the consequent arm
modulation indexes will not suffer any perturbation created by the cell
selection method. Therefore, the usage of this iterative NLM-based
method improves the performance of the converter control, whenever
it is adopted an asymmetric energy distribution strategy for the stack
SMs.
Several procedures to insert N∗jk cells and the correspondent effects
on the converter performance are discussed in the next section.
7.2 Cell selection methods for the MMC
7.2.1 Classical approach
The classical approach refers the methodology proposed in conjunc-
tion with the MMC in [43] to manage the states of the submodules. The
capacitors of the SMs are progressively measured and the ranking list
(L) is updated with the sampling frequency rate. Then, the N∗jk most
discharged/ charged capacitors are inserted when the arm current is
positive/negative, energizing/de-energizing them, while the remaining
ones are bypassed and their voltage remains unchanged. By repeating
this procedure with the sampling frequency rate, the inserted capacitors
will be regularly rotated. The average number of switching events are
reduced if the active SMs are swapped only if the set-point N∗jk changes
its value [43].
7.2.2 Reduced switching frequency sorting method
The reduced switching frequency (RSF) cell selection algorithm was
presented in [69]. In this strategy, the voltage of the capacitors are
continuously measured and the sorting list is updated consonant the
sampling frequency. The fact that differs from the previous method is
the methodology for selecting the active cells. The reference number
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Figure 7.7: Overview of the RSF cell selection method.
of active cells determined at the instant k (N∗jk(k)) is compared with
the one calculated on the previous control cycle k − 1 (N∗jk(k − 1)).
The variation of the active number of SMs (∆N∗jk(k)) (7.3) imposes the
number of SMs that are changed between two consecutive time steps
accordingly to Figure 7.7.
∆N∗jk(k) = N
∗
jk(k)−N∗jk(k − 1) (7.3)
7.2.3 Fixed tolerance band and sorting method
The fixed tolerance band and sorting method (CTBsort) is charac-
terized by progressively inserting the first N∗jk capacitors of the sorting
list. Although, the ranking list is only updated when an active SM hits
the tolerance band limits defined by Vmax/Vmin as pointed in Figure
7.8 [95]. As long as the voltage of an inserted capacitor is outside the
tolerance band defined by Vmax/Vmin, the ranking list is continuously
updated, which rotates more often the inserted capacitors.
The CTBsort is very interesting, besides limiting the voltage of the
capacitors, it does not need to sort all the capacitors at each time step,
which facilitates its implementation when compared to the previous
methodologies presented.
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Figure 7.8: Overview of the CTBsort and ATBsort methods.
7.2.4 Tolerance band around the average voltage
The tolerance band around the average voltage sorting method (ATB-
sort) is similar to the CTBsort [95]. Likewise with the CTBsort, the
sorting list in this method is amended whenever the voltage of one cell
reaches the boundary imposed. In this strategy, the boundary is de-
fined according to the capacitors voltage span in respect to the average
voltage of the stack capacitors as illustrated in Figure 7.8. Since the de-
cision of updating the ranking list is based on the deviation between the
individual voltages of the capacitors and their mean voltage, it limits
the voltage divergence between the capacitors within the same stack.
7.2.5 Hybrid modulation - fixed tolerance band
The hybrid fixed tolerance band sorting method (HCTBsort) is com-
posed of the aggregation of the classic and RSF cell selection methods
with the benefit of considering the voltage limitation of the capacitors.
The capacitor voltages are continuously measured and ranked at each
time interval. As long as, the capacitor voltages do not reach the im-
posed limit, the states Sjki computed by the RSF are applied to the
converter switches, due to the fact that only allows the change of ∆N∗jk
cells. However, if at least one capacitor hits the boundary, the gating
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signals calculated by the classic are applied instead, which automatically
rotates the SMs that have their voltage limits violated. The HCTBsort
scheme is shown in Figure 7.9.
7.2.6 Hybrid modulation - Tol. band around the average
voltage
The hybrid modulation - tolerance band around the average voltage
sorting method (HATBsort) is similar to the HCTBsort, being distinct
on the algorithm decision stage. While the HCTBsort decides between
the classic and the RSF methods according to the fixed voltage range
limit Vmax/Vmin, the HATBsort varies between those methods by the
relative voltage deviation of each capacitor to the average voltage of the
cells. Hence, it has the same algorithm decision as the ATBsort.
7.3 Comparison of the cell selection methods
To evaluate the steady-state performance of the cell selection meth-
ods shown, the MMC’s model was characterized by the parameters pre-
227
Chapter 7 Cell selection methods for Modular Multilevel Converters
sented in Table 7.1. The methodologies presented to select the capac-
itors that are inserted on the converter stacks were equally applied to
the six stacks and the correspondent performance was evaluated. How-
ever, due to the similarity of the results across the six stacks, only the
results of the arm aU are depicted. To facilitate the analysis of those
methods, the voltage generated and the correspondent current flow of
the correspondent stack are presented in Figure 7.10.
Table 7.1: Circuit parameters used in simulation.
Parameters Notation Value
Number of submodules/arm N 400
Rated active power P 1.0 GW
Rated reactive power Q 300 Mvar
Line voltage ULL 333 kV
dc-bus voltage Udc ± 320 kV
Cell capacitance (35 kJ/MW) C 11.4 mF
Nominal submodule voltage Unom 1.6 kV
Arm inductance Larm 50 mH
Grid Inductance Lgrid 50 mH
Parasitic resistance of the inductors R 0.1 Ω
Sampling frequency fs 10 kHz
IGBT device model ABB 5SNA2000K450300
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Figure 7.10: Nominal conditions of the arm aU voltage and current.
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7.3.1 Individual analysis of the cell selection methods
As mentioned, the individual voltages of the capacitors greatly de-
pend on the cell selection method adopted for the MMC. Therefore, in
those methods that a tolerance band for the capacitor’s voltages is em-
braced, their uppermost voltages are intrinsically defined. Therefore,
to achieve a fair comparison between the methods, for those strategies,
the limits of the tolerance bands were defined in such a way that the
peak voltage across the capacitors will be equal. Thus, the peak voltage
of the capacitors was defined to exceed by 10% their nominal voltage
Unom. In the following sections the results of each specific method are
analyzed.
Classical modulation
The individual cell voltages of the MMC’s stack respectively produced
by the classic cell selection method are presented in Figure 7.11(a). Due
to the fact that all the SMs were rotated every time that ∆N∗jk 6= 0,
the capacitors become undoubtedly well balanced. In this case, since
the voltage across each capacitor is approximately equal, the NLM (7.1)
could be used without a significant degradation of the converter oper-
ation. As Figure 7.10 confirms, around the instant t=1.48s, the arm
voltage is considerable flat and on this interval the N∗jk is maintained
slightly constant. Therefore, the fact of the number of inserted ca-
pacitors target is not frequently modified means that the capacitor’s
voltages slightly diverge around the referred instant.
The ripple magnitude of the capacitors at the nominal operating con-
ditions is 8.1%, however, it comes with the cost of having a high switch-
ing frequency as emphasized in Figure 7.11(b). As the sorting list and
the gating signals are frequently updated, the SM’s switching frequency
greatly depends on the number of SM available and the sampling fre-
quency.
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Figure 7.11: Performance of the classic sorting method: (a) capacitor
voltages and (b) states of a particular cell.
Reduced switching frequency
The individual voltages motivated by the RSF method are illustrated
in the Figure 7.12(a). Until t=0.4 s the classic modulation was calcu-
lating the gating signals of the IGBTs, being then swapped to the RSF.
Due to the fact that the RSF is used with the NLM, where the N∗jk
is invariably increasing or decreasing (see Figure 7.6(b)), the SMs are
obliged to be inserted over large periods, which greatly charges or dis-
charges the corresponding cells. Hence, once the cells are inserted, will
remain changeless for a long time period as shown in Figure 7.12(b), re-
trieving very low switching frequencies. Then, the inserted SMs greatly
deviate from the ones that are bypassed and, since there is no limit
imposed on the SM voltages, this strategy is incompatible with the
presented nearest level modulation.
In the original proposal of the RSF in [69], the set-point for the active
number of SMs N∗jk was determined in a PWM-based procedure, and
the ∆N∗jk was progressively positive and negative, allowing the most
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Figure 7.12: Performance of the RSF method: (a) capacitor voltages
and (b) states of a particular cell.
charged and discharged cells to rotate. Then, in accordance with the
results obtained, the aggregation between the RSF method with the
NLM is concluded that is incompatible.
Fixed tolerance band sorting method
The performance of the CTBsort method with a tolerance band of
±10% of Unom is illustrated in Figure 7.13. Due to the harmonic content
on the SMs voltages, the uppermost and lowest peaks of the SMs average
voltage are not symmetrically around Unom. Hence, if a symmetrical
band is adopted for the capacitors voltage limits, eventually, depending
on the converter operating conditions, by the time that U¯cjki reaches
one of its peaks, the capacitors will be subject of a higher rotation.
Particularly, on the operating conditions mentioned, at the instant
t=1.4708 s, some of the inserted capacitors hit the lower limit and are
then replaced. After some control cycles, at t=1.4714 s, few active
SMs also reach the lower band limit and, no ”violated” capacitors are
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Figure 7.13: Performance of the CTBsort method: (a) capacitor volt-
ages, (b) time instants when the ranking list was updated
and (c) states of a particular cell.
available. Under these circumstances the sorting list is continuously
updated, which will rotate the violated capacitors at each time step
until this violation is vanished (t= 1.4737s), as emphasized in Figure
7.13(b) and Figure 7.13(c).
Moreover, when compared to the previous algorithms, the sorting list
of the CTBsort method is updated fewer times, which contributes to
a considerable small switching events in Figure 7.13(c). Furthermore,
this method also takes advantage of the technical limits of the capacitor
voltages since they are widely distributed within the tolerance band, in
contrast to the classic method, which are very concentrated.
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Figure 7.14: Performance of the ATBsort method: (a) capacitor volt-
ages, (b) time instants when the ranking list was updated
and (c) states of a particular cell.
Tolerance band around the average voltage
As previously argued, the sorting list is updated whenever a capacitor
voltage deviates more than the allowed range defined in respect to its
mean voltage (UΣjk/N), as illustrated in Figure 7.14. Considering that
the power flow conditions contributes to a voltage ripple of 8.1% in
UΣjk/N (value obtained with the classic sorting), a 1.9% voltage range
was considered around U¯cjki , to fulfill the upper bound mentioned of
10%. For the reason that the admissible band around U¯cjki is short, the
capacitor voltages are satisfactorily together.
Although the voltage peak of the capacitors was set to 10% for the
CTBsort and ATBsort, the number of rotations in the last approach
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is much higher. So, it does not explore the capacitor voltage limits
like the CTBsort. Since the tolerance band is relatively low, on the
instants that the arm current reaches its maximum peak (for instance
at t≈1.48 s), there is a higher concentration of list update ”flags” in
Figure 7.14(b), when compared to the minimum current peak instant
(for instance at t≈1.49 s).
This method inflicts the switching events of Figure 7.14(c) to the SM
aU1. According to what has been argued, obviously, this method has a
higher switching frequency than the CTBsort.
Hybrid modulation - fixed tolerance band
For the presented conditions, the individual voltages of the capacitors
when guided by the HCTBsort method are presented in Figure 7.15.
The capacitor voltages are very similar to the ones led by the CTBsort
method. However, by either imposing gating signals Sjki calculated by
the classic or the RSF methods in consequence to the capacitor ripple
voltage, not only the SM voltages are below the 10% band, but as
as shown in Figure 7.15(b), it also reduces the SMs average switching
frequency of the semiconductors due to the progressive update of the
sorting list.
In opposition to CTBsort, this method is more arduous to be imple-
mented because, besides computing the gating signals of two sorting
algorithms at each time step, it continuously updates the sorting list
which requires substantial computational effort. At nominal conditions,
it retrieves slightly fewer switching events than on the CTBsort method.
Hybrid modulation - Tol. band around the average voltage
The individual voltages of the capacitor when guided by the HATB-
sort method are presented in Figure 7.16. This method provides similar
results to the ATBsort, albeit with a slightly reduction on the average
switching frequency of the SMs. This fact occurs because, by adopting
a method that continuously updates the sorting list as well as in the
HCTBsort method, unnecessary switching events are avoided. This al-
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Figure 7.15: Performance of the HCTBsort method: (a) capacitor volt-
ages and (b) states of a particular cell.
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Figure 7.16: Performance of the HATBsort method: (a) capacitor volt-
ages and (b) states of a particular cell.
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Table 7.2: Performance of the cell selection methods at nominal
conditions.
Method Classic RSF CTBsort ATBsort HCTBsort HATBsort
Switching frequency 963 Hz 30 Hz 134 Hz 215 Hz 129 Hz 207 Hz
Switching losses 14.1 MW not appl. 1.74 MW 4.25 MW 1.69 MW 4.21 MW
Capacitor voltage ripple 8.1% >10% 10% 10% 10% 10%
Exploitation of permissible limits of capacitors Low not appl. High Medium High Medium
Hardware implementation High High Medium Medium High High
gorithm has the disadvantage, as does the HCTBsort, of continuously
updating the sorting list which is challenging to implement whenever it
comes to a HVdc-based project with hundreds of SMs stacked.
7.3.2 Comparison of the cell selection methods performance
at nominal conditions
For each method, the power dissipated on the switching events was
computed [155]. The results achieved are summarized in the Table 7.2.
The classic approach is the one that most reduces the voltage ripple
of the capacitors due to its imposed intrinsic high switching frequency.
On the other hand, the HCTBsort is the one that most reduces the
switching events of the SMs and is also the most efficient. Regarding
the Hybrid-ATBsort, it slightly increases the efficiency of the ATBsort
method.
As previously discussed, the aggregation between the RSF and the
NLM is not compatible since it leads to very low switching events. As
a result, the RSF leads to the dispersion of the capacitor voltages to
critical values.
The methods that progressively sort the capacitors voltages, namely
the classic, RSF and the hybrid, were considered to be more difficult to
implement in real HVdc applications than the ones that update the sort-
ing list few times over the grid cycle (CTBsort and ATBsort). Despite
being complex to implement, the HCTBsort is expected to reduce the
power dissipated of the commutations in comparison with the CTBsort.
Finally, the election of the most suitable cell selection method de-
pends on the parameter needing optimization. In this vision, it is a
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trade-off between the voltage limits of the capacitors, hardware imple-
mentation complexity and switching frequency that directly influences
the converter efficiency.
7.3.3 Comparison of the cell selection methods performance
for different reactive power flow scenarios
In this section the presented cell selection methods were analyzed
for different power flow conditions. The reactive power flow was var-
ied from 0 to 300 Mvar, despite the fact of the active power flow was
maintained at its nominal conditions. The modification of the reac-
tive power flow establishes a different harmonic magnitude and content
on U¯cjki , which varies the peak voltage of the capacitor’s ripple and
the average switching frequency, as shown in Figure 7.17 for the classic
sorting method. As expected, the classic cell selection method contin-
ues to compute a large number of switching instants. Moreover, the
capacitor’s ripple magnitude at each reactive power condition was used
to adjust the tolerance band of the HATBsort and ATBsort methods.
The remaining cell selection methods were then analyzed and the cor-
respondent results are displayed in Figure 7.18. It can be seen that the
hybrid methods can slightly reduce the switching frequency of the SMs
when it comes to the CTBsort and ATBsort methods respectively. The
switching frequency reduction established with the HATBsort in com-
parison to the ATBsort is residual. In opposition, as depicted in Figure
7.19, the Hybrid-CTBsort method can reduce the switching losses up
to 14% when it comes to the CTBsort method.
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7.4 Conclusions
The modular multilevel converter efficiency is strongly affected by
the methodology adopted to select the capacitors to be inserted in the
converter stacks. Several methods are present in the literature, and
each one has specific features and advantages. However, the procedure
adopted to select one particular method depends on the parameter that
is required to be optimized, such as the voltage ripple magnitude, the
average switching frequency, converter efficiency and hardware imple-
mentation complexity.
At nominal conditions, the denominated classic approach minimizes
the voltage ripple of the capacitors to 8.1% with the cost of a substantial
switching frequency (≈ 960 Hz) and high power losses (≈ 14 MW).
On the other hand, at nominal conditions, if the magnitude of the
capacitor’s voltage ripple equal to 10% is imposed, the Hybrid-CTBsort
is the one that most curtails the switching events and losses. It is
responsible for the average switching frequency for the SMs of 129 Hz
and the inherent switching losses of 1.69 MW. Nonetheless, this last
approach results from a combination of two cell selection methods and
at each time step continuously sorts the voltages of the capacitors which
is expected to be difficult to implement on a HVdc-based converter
with hundreds of SMs. Finally, the CTBsort ranks the voltages of the
capacitors only a few times per grid cycle, which facilitates its hardware
implementation but generates more switching events and losses than the
Hybrid-CTBsort method.
Several reactive power flow scenarios were taken into account in to
study the performance of the presented methods. Moreover, the Hybrid-
CTBsort and Hybrid-ATBsort obliges less switching occurrences than
the CTBsort and ATBsort respectively. Furthermore, the HCTBsort
method can reduce up to 14% of the switching losses produced by the
CTBsort method.
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Chapter 8
Analysis of the power dissipated by
the semiconductors
Over the past years, an increase in worldwide energy demand and
the expansion of the transmission networks has been witnessed, putting
the security of energy supply to consumers at risk. These premises are
some of many foundations that are driving the research in a broad range
of electrical engineering fields, namely in the energy generation and
transmission sectors. Taking those factors into account, high-voltage dc
(HVdc) transmission is being pointed as one possible key-point break-
through.
A transversal research topic to the current VSC-HVdc solution is to
identify its efficiency. As introduced in Chapter 2, there are several SM
schemes that can be applied to the MMC which have different character-
istics regarding their efficiency. There are qualitative and quantitative
assessments that characterize the efficiency of each SM structure [24,44].
The emphasis goes to the half-bridge SM structure, which is the most
efficient and straightforward solution [60]. For that reason, it is the
submodule structure that is mostly selected to investigate the losses
generated by the MMC [68, 157, 163]. References [157, 163] estimate
the converter power losses at its nominal power flow conditions. Fur-
thermore, in [163] the converter efficiency whenever the capacitors are
rotated by means of different strategies is also assessed. On the other
hand, the MMC efficiency is also analyzed for different power factors
in [68]. The author studies the impact of the power factor on the con-
verter losses, particularly with unity- or zero-power factor conditions.
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Consequently, the converter only exchanges either active or reactive
power with its ac grid. Thus, according to the work already done on the
converter efficiency, there is a lack of information on values beyond the
nominal. Adding the fact that the multi-terminal onshore and offshore
dc grids schemes are a reality for power transmission [57, 58, 164–166],
the overall efficiency of the those grids has a relevant impact from the
converter insight, whose efficiency varies according to its load. Besides
the analysis of the ac power flow impact on the converter efficiency,
the goal of this work is to provide a methodology that can be followed
to deduce a mathematical model that can describe the semiconductor
power losses of a grid-tied MMC. As a result, the mathematical model
deduced in this chapter can be directly adopted in optimal power flow
(OPF) studies.
Two expressions are deduced describing the converter efficiency be-
havior under different operation modes. The first model describes MMC
efficiency when it operates within its active power limits with unity
power factor and, in addition, the converter efficiency is also adjustable
in accordance with the average switching frequency selected for the
converter. The second part focuses on the converter efficiency when it
exchanges active and reactive power with the electrical grid, but in a
fixed switching frequency-based scenario.
To perform the tasks referred to, the methodology presented in Sec-
tion 5.3.1 was embraced to analyze the efficiency of the HVdc-based
design. Therefore, since it was considered a more suitable semiconduc-
tor model to complete this study, its features are presented in Section
8.1. Then, the ac grid power injection impact on the on-state losses of
the MMC semiconductors is analyzed in Section 8.2. Consequently, the
mathematical model of the semiconductor’s power losses is deduced in
Section 8.3. The final remarks of the chapter are summarized in Section
8.4.
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8.1 Semiconductors features
Several methods to estimate the semiconductors power losses have
been proposed in the literature [155, 167–170]. The methodology fol-
lowed in the thesis was proposed by the MMC’s manufacturer Siemens
AG [155] and it has been widely used since then [68, 69, 160, 171]. As
explained in Section 5.3.1, the referred method estimates the semicon-
ductor power losses as a consequence of the simulation results in which
the semiconductors are modeled as ideal switches [155].
The quantification of the losses generated is dependent on the semi-
conductor device adopted. Hence, by admitting the INELFE system pa-
rameters presented in the Appendix A, the nominal voltage of the capac-
itors would be 1.76 kV, which fluctuate ≈ ±10% at nominal power con-
ditions. Adding the fact that the MMC arms can operate with less than
the 400 cells1, it was considered that the MMC would be sufficiently
robust if composed of 4.5 kV blocking voltage-based IGBTs. Therefore,
the state of the art semiconductor model ABB-5SNA2000K450300 (4.5
kV /2 kA device) seems to be a viable option to quantify the losses
generated by the MMC case study [87]. The methodology presented in
Section 5.3.1 is complemented with the semiconductor module param-
eters described in Section 8.1.1 and Section 8.1.2.
8.1.1 On-state features
The methodology followed to estimate the on-state losses of the con-
verter was explained in Section 5.3.1. However, concerning the fea-
tures of the semiconductor module used, the non-linear relation be-
tween voltage drop of semiconductor devices and their guided current,
were fitted from the device’s catalog. Then, the saturation voltage of
the IGBT Ucesat(iCE ) and the forward voltage drop of its anti-parallel
1If a failure occurs in a particular cell and, is consequently bypassed by the me-
chanical switch, the energy that it stores is divided by the remaining cells of the
correspondent stack [172]. In this vision, the cells should be able to operate with
voltage values slightly higher than the nominal.
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Figure 8.1: ABB-5SNA2000K450300 semiconductor model features: (a)
on-state voltage drop and (b) energy dissipated in a switch-
ing event.
diode UF (iF ), are represented in (8.1), and illustrated in Figure 8.1(a).
U(i) = a+ b ic ⇒
{
Ucesat(iCE ) = 0.568 + 0.02497 (iCE )
0.6267
UF (iF ) = 0.313 + 0.08916 (iF )
0.414 (V )
(8.1)
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8.1.2 Switching features
The strategy followed to estimate the semiconductor’s power losses
during the commutation events was replicated from the one presented
in Section 5.3.1. The energy lost during a commutation event of the 4.5
kV semiconductor was represented by the nonlinear relation with the
electrical current as (8.2), and illustrated in Figure 8.1(b).
E(i) = a+ b i+ c i2 + d i3 ⇒

EUCE=2.8kVon (iCE ) = (3.527e-10)i
3
CE
− (7.152e-7)i2CE
+ (5.216e-3)iCE
+ 0.5816
EUCE=2.8kVoff (iCE ) = (7.237e-11)i
3
CE
− (3.473e-7)i2CE
+ (5.383e-3)iCE
+ 0.5118
EUF=2.8kVrec (iF ) = (1.231e-10)i
3
F
− (1.008e-6)i2F
+ (3.965e-3)iF
+ 0.6427
(8.2)
where (iCE , iF ) pair is the collector-emitter current of the IGBT and
diode at the moment of the commutation. (E2.8kVon , E
2.8kV
off ) pair is the
energy dissipated on the turn-on and -off event of an IGBT which have
2.8 kV across its terminals. E2.8kVrec is the energy dissipated on a turn-off
event of a diode which have 2.8 kV across its terminals.
As proposed in [155], the energy lost during the commutation event is
linearly adjusted from the device’s reference data in respect to the real
voltage across the semiconductors terminals at the switching instant.
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8.2 Impact of the power factor on the on-state
semiconductors
As the active and reactive power flows at the PCC varies in respect
to the emf of the MMC, the correspondent arm voltages and the semi-
conductors that are active and transporting the arm current are respec-
tively influenced. Focusing on the operation of one half-bridge cell, the
combination between its state Sjki and the electrical current flow ijk
defines which semiconductor device is active. Whenever a capacitor is
inserted in the arm current path (Sjki= 1), it will be charged (current
flow in the S1jki-diode) or discharged (current flow in the S1jki-IGBT)
according to the positive or negative direction of the arm current. On
the other hand, whenever the SM capacitor is bypassed, the electri-
cal current with the positive (negative) direction flows on the IGBT
(diode). Therefore, in accordance with the semiconductor’s gating sig-
nals, the number of active (Nonjk ) and bypassed (N
off
jk ) cells is obtained
as (8.3) and (8.4) respectively.
Nonjk (t) =
N∑
i=1
Sjki (8.3)
Noffjk (t) =
(
N −Nonjk (t)
)
(8.4)
Once identified the number of on-state semiconductor devices, identi-
fying which is the semiconductor conducting the arm current is required,
namely the IGBT or diode placed on the upper or lower switch of the
HBSM. To do so, it is necessary to observe the arm current direction
and, thus, the logical variable sign+ (8.5) and sign− (8.6) is also de-
fined according to the correspondent current flow direction on the jk
arm.
sign+ijk(t) =
{
1 ijk > 0
0 ijk ≤ 0
(8.5)
sign−ijk(t) = sign
+
ijk
(t) =
{
1 ijk < 0
0 ijk ≥ 0
(8.6)
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Once defined the number of active cells and the correspondent arm
current direction, the expression with the number of on-state diodes
(NDjk) and on-state IGBTs (N
I
jk) are directly obtained as (8.7) and (8.8)
respectively.
NDjk(t) = N
on
jk (t)sign
+
ijk
(t) +Noffjk (t)sign
+
ijk
(t) (8.7)
N Ijk(t) = N
off
jk (t)sign
+
ijk
(t) +Nonjk sign
+
ijk
(t) (8.8)
Considering a MMC tied to a very strong grid, as a result of a small
adjustment of the converter emf ej leads to a considerable transfor-
mation in the electrical current (magnitude and phase). Thus, the arm
modulation index, the arm current flow and consequently the number of
conducting semiconductors are accordingly affected, as shown in Figure
8.2. An almost negligible change in the magnitude and phase on the
arm modulation index significantly changes the reactive power flow on
the PCC. As can be seen, the 400 Mvar increase shifts the sign+ signal
and increases its duty cycle2 due to the ac current magnitude increase.
After specifying the corresponding number of IGBTs and diodes that
are inserted, accordingly coded in red and green, it is evident that their
ratio varies over time. However, the total number of inserted devices
is always equal to 400, i.e. the number of SMs available in each con-
verter arm. As depicted, the average number of inserted diodes and
IGBTs varies in the two presented scenarios. In the scenario presented
in Figure 8.2(a), the average number of inserted diodes and IGBTs was
respectively 106 and 294 units. In contrast, when the reactive power
injection was increased (see Figure 8.2(b)), the average number of in-
serted diodes and IGBTs was respectively affected and changed to 122
and 278 units.
Therefore, the active and reactive power flow between the converter
and its ac grid affects the ratio of diodes/IGBTs that are conducting
and, hence, it influences the converter efficiency. The methodology
adopted for determining the on-state losses of the IGBTs and diodes
2Ratio between the time width of the logical level high and the period of the signal.
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Figure 8.2: Impact of the power flow conditions on the on-state semi-
conductor devices for P=800 MW and: (a) Q= 200 Mvar
(ind.) or (b) Q= 600 Mvar (ind.).
was already introduced in Section 5.3.1 [155]. The parameters used for
the MMC were according to the INELFE project, which are presented
in Appendix A.
First, the converter was examined for the four quadrants of operation,
namely for the inverter and rectifier modes, as well as for the leading
and lagging power factor conditions. The on-state losses produced in
the diodes (PDcond) and IGBTs (P
T
cond) for the four quadrants and at the
selected ac power flow conditions are presented in Figure 8.3.
The most evident fact is that the MMC generates fewer losses on
the rectifier operating mode. This occurs because in the rectifier mode
(power quadrants 2 and 3), the arm currents flow mainly on the diodes,
which present smaller on-state voltage drops than the IGBTs. Dur-
ing the inverter operation mode (power quadrants 1 and 4), the most
stressed devices are the IGBTs and therefore, on these power conditions,
more losses are expected.
In the results depicted, the ratio between the active and reactive
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Figure 8.3: Average on-state losses of the MMC’s semiconductors in:
(a) inverter mode/ power factor (leading), (b) inverter
mode/ power factor (lagging), (c) rectifier mode/ power fac-
tor (leading) and (d) rectifier mode/ power factor (lagging).
power flow injection is being decreased, whereas the apparent power is
constant. The reduction of the active power flow between the converter
and its ac grid accordingly reduces the ac and dc currents that flow
on the converter arms. Therefore, it accordingly reduces the overall
conducting losses that are being generated. Thus, regardless of which
power quadrant that the MMC is operating, the reduction of the power
flow injection into the ac grid leads to lower conducting losses on the
semiconductors.
Focusing on the inverter (rectifier) mode of operation, as the active
power is being increased, the average number of on-state IGBTs (diodes)
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is also being increased over the number of inserted diodes (IGBTs). On
the other hand, if the nature of the power factors is analyzed, in terms
of the on-state losses, the lagging power factors retrieve residual less
power losses than the leading ones, since the number of inserted devices
Nonjk is marginally lower.
Specifically, by analyzing the cell’s insertion index in one converter
arm and the correspondent arm current flow it can be further deduced
what is the semiconductor’s nature that is more stressed inside the half-
bridge cells. Let’s focus on the stack aU operation in power quadrants
1 and 2, which is presented in Figure 8.4.
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Figure 8.4: On-state losses of the arm aU whenever the converter is: (a)
delivering or (b) absorbing 1 GW from the grid (cosφ=1).
In accordance with the results, regardless of the power flow direction
to the electrical grid, the instant that more power is being dissipated on
the MMC semiconductors occurs when the arm current reaches its peak
value. Therefore, in the presented scenarios, the arm current reaches its
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absolute peak value at approximately the same instant that the cell’s
insertion indexes reach they minimum value. This means that during
the instant that most of the cells are bypassed, they are crossed by the
absolute peak current (instants 1.26 s, 1.28 s and 1.3 s of Figure 8.4).
Thus, the absolute peak current flows mainly on the lower switches
of the half-bridge cells. Therefore, as presented on the lower part of
Figure 8.4, whenever the converter is operating at steady-state and in
the inverter or rectifier modes, the switch S2jki (lower switch of the
HBSM) is the most stressed device and it is contributing to the power
dissipation peak of the correspondent arm (≈ 2.1 MW/ ≈ 1.5 MW
during the inverter/ rectifier mode respectively).
On the other hand, if the second arm current peak (instants 1.27 s
and 1.29 s in Figure 8.4) is taken into account, regardless of the power
flow direction, the second power dissipation peak is mainly generated on
the upper switches of the HBSM. The second highest power loss peak
is several times lower than the first, which demonstrates that there is a
great power loss asymmetry over the SM’s upper/lower switches. This
fact can be relevant for the MMC’s manufacturers because it can be
technically and economically more attractive the use of two different
semiconductor types for the lower and upper switches of the converter.
8.3 Semiconductors power losses model for HVdc
applications
Since the MMC is composed of individual elements connected in se-
ries, the number of active cells Njk in a given instant depends on the
reference created by the converter control method N∗jk. Thus, it can
be said that the number of devices in series at a particular time does
not depend on cell selection method, as long as the adopted method
is capable of inserting the required number of SMs in the chain (8.9).
So, if at each particular operating point (8.9) is verified, the number of
semiconductors in the on-state mode will remain equal for any strategy
adopted to select the cells, quantifying then the same on-state losses.
N∗jk(t) = Njk(t) (8.9)
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Several selective control algorithms of the cells have been proposed in
the literature with different characteristics [43, 95, 160, 173]. The refer-
ence [163] presents and experimentally validates the selection strategy
named CTBsort which balances the energy of the stack cells and main-
tains the correspondent voltages below the imposed limits. Due to its
promising performance, the CTBsort cell selection method was adopted
for this study. In this method, as introduced in Section 7.2.3, as long
as the capacitor voltages Ucjki remain inside the voltage range defined
by Vmax and Vmin (8.10), the sorted list L of capacitor voltages is not
updated [163]. {
Vmax = (1 + δ)Unom
Vmin = (1− δ)Unom
(8.10)
where δ is a constant that defines the voltage band around the capaci-
tor’s nominal voltage Unom.
Once at least one cell hits the voltage limits defined by Vmax and Vmin,
the ranking list of the correspondent stack is updated in the ascend-
ing/descending order in case that the arm current is positive/negative.
As a consequence, once the capacitors that have their voltage limits
violated3, they will be forced to swap [163]. As the voltage range de-
fined by δ becomes smaller, more often the capacitor voltages reach
their limits and, as a result, the cells are more often replaced. So, it
is concluded that the voltage range defined by δ directly impacts the
MMC switching frequency.
From the variation of the capacitor voltage limits δ and the corre-
sponding power conditions of the MMC, two mathematical models rep-
resentative of the semiconductor losses were deduced. The first model
is capable of predicting the semiconductor’s model as a function of the
active power flow and the switching frequency of the converter (unity
power factor). Consequently, the second model is characterized by es-
timating the semiconductor’s power losses whenever the converter is
exchanging active and reactive power with the electrical grid, but with
a fixed switching frequency. On the MMC-HVdc-based applications,
3The voltage limits Vmax and Vmin are defined in accordance with δ (8.10).
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Figure 8.5: CTBsort tolerance band impact on the average switching
frequency of the cells for: (a) 6% and (b) 10%.
typically the average switching frequency varies around 150 Hz due to
semiconductor limits and practical limitations [44, 49, 69, 174]. There-
fore, as will be reinforced later, the capacitor voltage limits were varied
by means of δ, in order to achieve this fixed commutation ratio. De-
pending on the MMC operating conditions, the proper losses model
should be selected.
The procedure used to deduce a generic expression that can repre-
sent the converter losses was structured in three distinct stages. The
first stage is characterized by simulating and recording the outcome
data, considering the converter operation with ideal switches inside the
cells. This stage is further explained in Section 8.3.1. Consequently,
the acknowledged data was used to calculate the semiconductors gen-
erated losses in oﬄine mode. The methodology adopted to estimate
the semiconductor’s power losses was presented in Chapter 5 and it was
complemented with the details of the semiconductor device in Section
8.1. Finally, the inference of the first and second mathematical models
are respectively accomplished in Section 8.3.2 and Section 8.3.3.
8.3.1 Data extraction
The point-to-point HVdc transmission line of the INELFE project
[47, 93], illustrated in Figure 8.6, was embraced in this work to as-
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P* P*,Q*
MMC 2- 401 levels
Figure 8.6: MMC-HVdc transmission system scenario for efficiency
analysis.
sess the MMC efficiency. The two HVdc-link terminals have the same
characteristics presented in the Table 8.1, however, they are differently
controlled. The MMC-1 terminal was controlled as a current source
which injects/absorbs into/from the dc transmission line a constant
power, according to the pre-defined reference P ∗MMC−1. In its turn, the
MMC 2 manages the active power flow at PCC to guarantee the voltage
at the dc transmission line equal to its nominal value, as well as, the
nominal energy storage on the converter stacks. Moreover, MMC-2 is
able to control the reactive power that flows between the converter and
the network 2, as a consequence of the desired set-point Q∗MMC−2. By
handling the active and reactive power flow references in both HVdc
terminals with the control scheme presented in the Chapter 3, the effi-
ciency of the MMC-2 was analyzed in two independent situations. First,
the set point Q∗MMC−2 was left equal to zero, whereas P
∗
MMC−1 and δ
were being changed, as will be discussed in section 8.4.1.a. On the next
case study, explained in section 8.4.1.b, the voltage limits of the sorting
algorithm were varied in order to find, for each combination of P ∗MMC−1
and Q∗MMC−2, the average switching frequency of 150 Hz, as previously
mentioned.
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Table 8.1: Circuit Parameters used in simulation
Parameters Notation Value
Number of submodules/arm N 400
Rated apparent power S 1.0 GVA
Line voltage ULL 333 kV
dc-bus voltage Udc ± 320 kV
Cell capacitance (35 kJ/MVA) C 11.4 mF
Nominal submodule voltage Unom 1.6 kV
Rated submodule voltage URSM 4.5 kV
Arm inductance Larm 50 mH
Grid Inductance Lgrid 50 mH
Parasitic resistance of the inductors R 0.1 Ω
Sampling frequency fs 10 kHz
Converter model [32,81,82,175,176] Data equivalent model (Type 4)
Arm voltage modulation Nearest level Modulation [177]
Zero sequence signal Third harmonic injection
Cell selection method CTBsort [95]
IGBT device model ABB 5SNA2000K450300
(a) Unity power factor condition
In order to obtain the converter’s efficiency whenever it operates with
unity power factor (Q∗MMC−2 = 0 Mvar) and also below its limits (S ≤ 1
pu), the active power flow reference on the MMC-1 terminal P ∗MMC−1
was varied from 0.1 to 1 pu. Then, for each particular steady-state
scenario (P ∗MMC−1 = P
∗
MMC−2), the voltage limits of the capacitor
voltages δ were varied from 5% to 15%. For the same active power
flow condition, the fact of varying the tolerance band voltage of the
capacitors subsequently changes the average switching frequency of the
semiconductors.
The procedure adopted to extract the simulation data for the unity
power factor condition is illustrated in the Figure 8.7 and the Algorithm
1. For each particular combination of (P ∗MMC−1, Q
∗
MMC−2 = 0, δ), the
data resultant from the simulation was recorded in an individual file to
be processed later.
255
Chapter 8 Analysis of the power dissipated by the semiconductors
MMC
Model & control
Algorithm
1
System 
parameters
δvals 
Svals 
Qvals 
Save data
PMMC1
*
QMMC2
*
δ
Udc
* ULL
* C Larm R
Lgrid
Figure 8.7: Methodology adopted on the data extraction (the unity
power factor study).
MMC
Model & control
Algorithm
1
System 
parameters
δvals 
Svals 
Qvals 
Save data
PMMC1*
QMMC2*
δ
Udc* ULL* C Larm R
Lgrid
Figure 10: Block diagram of the algorithm 1.
Algorithm 1: MMC-2 operation
S ≤ 1, cosφ =1, 5% ≤ δ ≤ 15%
1: procedure get files 1
2: Snom ← 1.0 GVA
3: Unom ← 1.6 kV
4: Svals ← [1 : −0.1 : 0.1] pu
5: Qvals ← 0 pu
6: δvals ← [0.15 : −0.005 : 0.05] pu
7: for i=1:length(Svals) do
8: for j=1:length(δvals) do
9: Simulate MMC-HVDC transmission with:
10: P ∗MMC−1 ←
√
(Svals(i)Snom)2 −Qvals
11: Q∗MMC−2 ← Qvals
12: vmax ← (1 + δvals(j))Unom
13: vmin ← (1− δvals(j))Unom
14: Create file and save results
15: end for
16: end for
17: end procedure
3.1.2 Fixed switching frequency
Due to the non-linear behavior between the power ﬂow conditions, capacitor’s voltage ripple
and the average switching frequency, it was decided to study the eﬃciency of the converter over
several combinations of {PMMC−1, QMMC−1} (S ≤ 1), but with ﬁxed switching frequency. To
accomplish this task, it was implemented the algorithm illustrated in the Figure 11, which is
detailed in the Algorithm 2. As the algorithm shows, per each combination of active and reactive
power ﬂow conditions (PMMC−1, QMMC−2), the SM’s voltage range was incremented until it was
found the value of δ that retrieved 149 ≤ fsw ≤ 151Hz. Once the suitable value of fsw was found,
a new data ﬁle was created with the simulation data, to be later processed.
3.2 Quantiﬁcation of the semiconductors power losses
Several methods to estimate the semiconductor’ power losses have been proposed [36–40]. The
methodology followed was proposed by the MMC’s manufacturer Siemens AG [36], and it is being
widely used since then [12, 25, 26, 41]. The method embraced estimate the semiconductor’s power
losses in respect to the simulation results and the characteristics of a particular semiconductor
model [36].
The quantiﬁcation of the losses generated is dependent on the semiconductor device adopted.
11
(b) Fixed switching frequency condition
Due to the non-linear behavior between the power flow conditions,
capacitor’s voltage ripple and the average switching frequency, it was
decided to study th converter effici ncy over s veral ombinations of
(PMMC−1, QMMC−2) (S ≤ 1), but with fixed switching frequency. To
accomplish this task, the algorithm illustrated in Figure 8.8 was im-
plemented, which is detailed in the Algorithm 2. As the algorithm
shows, per each combination of active and reactive power flow con-
ditions, namely (PMMC−1, QMMC−2) over the four power quadrants
defined in Figure 8.9, the SM’s voltage range of the MMC2 was incre-
mented until it was found the value of δ that retrieved 149 ≤ fsw ≤ 151
Hz. Once the suitable value of fsw was found, a new data file was
created with the simulation data, to be later processed.
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Figure 8.8: Methodology adopted on the data extraction (fixed switch-
ing frequency study).
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Figure 11: Block diagram of the algorithm 2.
Algorithm 2: MMC-2 operation
S ≤ 1, cosφ ≤1, fsw ≈150 Hz
1: procedure get files 2
2: Snom ← 1 GVA
3: Unom ← 1.6 kV
4: fsearch ← 150 Hz
5: Svals ← [1 : −0.1 : 0.1] pu
6: Pvals ← [1 : −0.1 : 0.1] pu
7: δvals ← [0.001 : 0.001 : 0.2] pu
8: for i=1:length(Svals) do
9: for j=1:length(Pvals) do
10: S∗ ← Svals(i)Snom
11: P ∗MMC−1 ← Pvals(j)S∗
12: Q∗MMC−2 ←
√
(S∗)2 −
(
P ∗MMC−1
)2
13: for k=1:length(δvals) do
14: Simulate MMC-HVDC with:
15: (P ∗MMC−1, Q
∗
MMC−2)
16: vmax ← (1 + δvals(k))Unom
17: vmin ← (1− δvals(k))Unom
18: Analysis Post simulation (k ):
19: fsw ← Calculate avg.fsw
20: if fsw(k) ∈ [fsearch ± 1])) then
21: Save δvals(k)
22: Save simulated data in new file
23: Proceed to next j
24: end if
25: end for
26: if NOT( ﬁnd(fsw(k) ∈ [fsearch±1])) then
27: Save δvals(k) w/ closest fsw(k)
28: end if
29: end for
30: end for
31: end procedure
Considering the HVdc transmission link presented, the average voltage of the cells is 1.6kV and
this value ﬂuctuates accordingly with the ﬂowing power (≈ ±10% for nominal power and cosφ=1).
In case of a failure occurrence in a particular cell and consequently bypassed by a contactor, the
energy that was being stored is divided by the remaining cells of the correspondent stack [42].
In this vision, and to ensure the converter operation with faulted devices, the authors strongly
believe that the semiconductors must be overrated, although they are operated with lower blocking
voltages in normal operating conditions. Therefore, the state of the art semiconductor model
ABB-5SNA2000K450300 (4.5kV / 2kA device) seems to be a viable option to quantify the losses
generated by the MMC-2 case study [43].
12
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Figure 8.9: Power quadrants (P,Q) definition.
The proposed methodology to deduct an expression that defines the
efficiency of the converter is addressed in Section 8.3.2 for the unity
power factor operation and in Section 8.3.3 for the fixed switching fre-
quency operation.
8.3.2 Semiconductors power losses model- Unity power factor
After executing the Algorithm 1 and computing the semiconductors
generated losses from the recorded data, the inference of the losses
model Ploss is initiated. The power loss outcome data in respect to
the active power flow Pflow (unity power factor), tolerance band δ of
the CTBsort and the average switching frequency fsw are illustrated
in Figure 8.10 and 8.11 for the inverter and rectifier operation modes,
respectively.
First, it should be emphasized that, at the steady-state and nominal
operation of the MMC, the SMs are globally characterized by their
reduced switching frequency, roughly below the 300 Hz rate. As the
arm power flow is varied, the capacitor’s energy storage is highly affected
which leads to different switching frequency conditions.
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Especially for short tolerance bands, the replacement of the capacitors
is triggered more often. Thus, from the converter efficiency perspective,
as illustrated in Figures 8.10(b) and 8.11(b), regardless of the power
flow direction, the worst operating scenario is materialized whenever
the converter is running with the shortest capacitor’s voltage limits.
The usage of a tolerance band interval from 5% to 15% retrieves the
SM’s switching frequencies roughly between 100 Hz to 300 Hz (nominal
conditions), which was considered to be realistic.
The combination between the SMs average switching frequency fsw
of Figure 8.10(a)/ 8.11(a) and the semiconductor’s losses Ploss of Figure
8.10(b)/ 8.11(b) eliminates the dependency of the capacitor’s voltage
limits, as illustrated in Figure 8.10(c)/ 8.11(c). Taking this procedure
into account, it is a relevant practice to extract a generic expression
capable of defining the converter efficiency without the intrinsic details
of the cell selection method. Re-drawing the rectifier mode results of
Figure 8.11(c) in the given Figure 8.12, and by means of the yellow
circles a relation is emphasized between the semiconductor power losses
vs. the average switching frequency (yellow circles for P= 1 pu) in
Figure 8.12(a), as well as, the semiconductor power losses vs. active
power flow (yellow circles for fsw= 100 Hz) in Figure 8.12(b). These
two individual relations were used to deduce the mathematical model
Ploss(fsw, Pflow) that estimates the semiconductor power losses for a
suitable range of (fsw, Pflow) values.
Whenever the MMC is absorbing 1 GW from its ac grid, the semicon-
ductor’s power losses can be defined as a cubic function of the switching
frequency within the interval presented (8.11).
Ploss(fsw) = y3f
3
sw + y2f
2
sw + y1fsw + y0 (8.11)
where yx are the coefficients of the polynomial that define Ploss(fsw).
However, as the power being transferred is changed, the yx coefficients
are changed. Hence, the so called yx coefficients should not be constants,
but functions that vary in accordance with the power flow. Therefore,
as Figure 8.12(b) illustrates, there are several combinations of the ac
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Figure 8.12: Illustration of the relation: (a) Ploss vs. fsw (P= 1 pu) and
(b) Ploss vs. Pflow (fsw= 100 Hz).
power flow P and δ that motivate the average switching frequency of
100 Hz. Then, if the fsw ≈ 100 Hz yellow circles are considered, the
semiconductor’s power losses can be resembled as a quadratic function
of the power flow (8.12).
Ploss(P ) = z2P
2 + z1fsw + z0 (8.12)
where zx are the coefficients of the polynomial that define the Ploss(P ).
In this vision, if the cubic and the quadratic relations are assumed to
be the most accurate and representative of the semiconductor’s power
losses, the (8.11) and (8.12) combined can model the semiconductor’s
power losses as a function of the switching frequency fsw and its steady-
state power flow P , in accordance with the mathematical model Ploss(fsw, P )
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defined as:
Ploss(fsw, P) =
(
a1P
2 + a2P + a3
)
f3sw
+
(
b1P
2 + b2P + b3
)
f2sw
+
(
c1P
2 + c2P + c3
)
fsw
+
(
d1P
2 + d2P + d3
) (8.13)
where (aγ , bγ , cγdγ) (γ ∈ {1, 2, 3}) are the constants that define the
model Ploss(fsw, Pflow). fsw and P are accordingly defined in Hz and
pu.
The Levenberg-Marquardt optimization algorithm was used to deter-
mine the values of the coefficients (aγ , bγ , cγdγ) that minimize the least
absolute deviations (LAD)(8.14) between the Ploss(fsw, Pflow) model
(8.13) and the inverter and rectifier results data of the Figures 8.10(c)
and 8.11(c), respectively [178]. The parameters found are presented
in the Table 8.2. Moreover, the matching models for the inverter and
rectifier modes are illustrated in Figure 8.13 and 8.14 respectively.
LAD =
Nsamples∑
i=1
∣∣P iloss − datai∣∣ (8.14)
262
8.3 Semiconductors power losses model for HVdc applications
0
50
10
0
15
0
20
0
25
0
30
0
35
0
0
0.
2
0.
4
0.
6
0.
8
10246810
 
Fr
eq
ue
nc
y 
[H
z]
Po
w
er
 fl
ow
 [G
W
]
 
Power losses [MW]
12345678
P l
os
s(f
sw
,P
flo
w
)
(a
)
0
50
10
0
15
0
20
0
25
0
30
0
35
0
40
0
012345678910
29
2 
Hz
84
 H
z
27
0 
Hz
79
 H
z
24
8 
Hz
78
 H
z
19
2 
Hz
71
 H
z
14
3 
Hz
58
 H
z
14
3 
Hz
50
 H
z
11
2 
H
z
45
 H
z
91
 H
z
44
 H
z
57
 H
z
42
 H
z
44
 H
z
40
Hz
Fr
eq
ue
nc
y 
[H
z]
Power Losses [MW]
 
 
D
at
a 
se
ts
M
at
h 
M
od
el
(b
)
0
50
10
0
15
0
20
0
25
0
30
0
35
0
−
5
−
4
−
3
−
2
−
1012345
SS
E 
=0
.0
9 
[M
W
]2  
.
R
M
SE
 =
0.
02
 [M
W
].
Fr
eq
ue
nc
y 
[H
z]
Residuals [%]
 
 
P=
1
P=
0.
9
P=
0.
8
P=
0.
7
P=
0.
6
P=
0.
5
P=
0.
4
P=
0.
3
P=
0.
2
P=
0.
1
(c
)
F
ig
u
re
8.
13
:
S
em
ic
on
d
u
ct
or
’s
p
ow
er
lo
ss
es
m
o
d
el
(u
n
it
y
p
ow
er
fa
ct
or
in
in
v
er
te
r
m
o
d
e)
:
(a
)
m
at
h
em
at
ic
a
l
m
o
d
el
,
(b
)
si
m
u
la
ti
on
d
at
a
v
s.
m
o
d
el
p
ro
p
os
ed
an
d
(c
)
th
e
co
rr
es
p
on
d
in
g
re
si
d
u
al
s.
0
50
10
0
15
0
20
0
25
0
30
0
35
0
0
0.
2
0.
4
0.
6
0.
8
102468
 
Fr
eq
ue
nc
y 
[H
z]
Po
w
er
 fl
ow
 [G
W
]
 
Power losses [MW]
123456
P l
os
s(f
sw
,P
flo
w
)
(a
)
0
50
10
0
15
0
20
0
25
0
30
0
35
0
40
0
012345678910
30
4 
Hz
11
4 
H
z
28
4 
Hz
10
4 
Hz
25
4 
H
z
10
2 
Hz
19
0 
Hz
77
 H
z
15
3 
Hz
68
 H
z
14
8 
Hz
56
 H
z
12
7 
H
z
44
 H
z
10
4 
Hz
43
 H
z
57
 H
z
40
 H
z
43
 H
z
38
Hz
Fr
eq
ue
nc
y 
[H
z]
Power Losses [MW]
 
 
D
at
a 
se
ts
M
at
h 
M
od
el
(b
)
0
50
10
0
15
0
20
0
25
0
30
0
35
0
−
5
−
4
−
3
−
2
−
1012345
SS
E 
=0
.1
2 
[M
W
]2  
.
R
M
SE
 =
0.
02
 [M
W
].
Fr
eq
ue
nc
y 
[H
z]
Residuals [%]
 
 
P=
1
P=
0.
9
P=
0.
8
P=
0.
7
P=
0.
6
P=
0.
5
P=
0.
4
P=
0.
3
P=
0.
2
P=
0.
1
(c
)
F
ig
u
re
8.
14
:
S
em
ic
on
d
u
ct
or
’s
p
ow
er
lo
ss
es
m
o
d
el
(u
n
it
y
p
ow
er
fa
ct
or
in
re
ct
ifi
er
m
o
d
e)
:
(a
)
m
a
th
em
a
ti
ca
l
m
o
d
el
,
(b
)
si
m
u
la
ti
on
d
at
a
v
s.
m
o
d
el
p
ro
p
os
ed
an
d
(c
)
th
e
co
rr
es
p
on
d
in
g
re
si
d
u
al
s.
263
Chapter 8 Analysis of the power dissipated by the semiconductors
Inverter Mode Rectifier Mode
Parameters [pu] [pu]
Ploss(fsw, Pflow) model a1 −1.681e−11 −2.386e−10
a2 −2.000e−10 6.915e−10
a3 1.071e−10 −3.056e−10
b1 7.150e−8 4.869e−8
b2 −6.982e−10 −2.538e−7
b3 −1.880e−8 1.050e−7
c1 −1.988e−5 1.734e−6
c2 2.107e−5 3.547e−4
c3 1.957e−6 −8.944e−7
d1 3.714e−3 8.379e−4
d2 2.045e−3 1.902e−3
(Sbase=1 GVA) d3 6.798e−6 2.476e−4
Table 8.2: Semiconductors power losses model coefficients for the unity
power factor operation of the converter.
As illustrated, the resultant model Ploss(fsw, Pflow) has good accu-
racy for the optimized parameters. For sake of clarity and according to
the proposed model, if the converter is injecting 1 GW into its the ac
grid (inverter mode) and the capacitors are being rotated with a 200
Hz cadence (see Figure 8.13(b)), in respect to the base value depicted
in the Table (Sbase= 1 GVA), the power loss estimation is given by:

fsw = 200Hz
P puflow =
Pflow
Sbase
= 1 pu
⇒

Ploss(fsw, Pflow) =
(
a1(1)
2 + a2(1) + a3
)
2003
+
(
b1(1)
2 + b2(1) + b3
)
2002
+
(
c1(1)
2 + c2(1) + c3
)
200
+
(
d1(1)
2 + d2(1) + d3
)
= 0.0076 pu
(8.15)
In this view, in the presented operating conditions, the proposed
model estimates that the MMC semiconductor’s are dissipating 7.6
MW/ 0.0076 pu of power losses, which is corroborated in Figure 8.13(b).
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As presented in the previous figures, the model is capable of defining
the total power lost by the converter, whenever the switching frequency
is maintained on the limits presented in Figure 8.13(b) (inverter mode)
and 8.14(b) (rectifier mode). Regardless of the power flow direction,
whenever the converter is operating close to its nominal power condi-
tions, the mathematical model presented is capable of estimating the
power losses with an error below ±1%. However, as the power flow be-
comes smaller, the residuals between the data simulated and the model
proposed slightly increases to ≈ 3% (at P=0.1 pu) and to ≈ 5% (at
P=0.1 pu) for the inverter and rectifier modes respectively. Focusing
on the estimation that is characterized by the highest relative error,
particularly 5 %, for the Ploss(fsw = 40 Hz, Pflow = 0.1 pu), the con-
verter is dissipating ≈ 450 kW. Under these circumstances, the relative
error that defines the model leads to the residual deviation of ≈ 23 kW,
which is considered to be negligible.
8.3.3 Semiconductors power losses model- four power
quadrants
The procedure to deduce a mathematical model that can describe the
MMC’s power losses over the four power quadrants is similar to the one
presented in the previous section. Once the Algorithm 2 is executed,
the δ values that motivate the average switching frequency of 150 Hz for
the selected active and reactive power (P,Q) combinations are obtained.
Then, the power losses dissipated on the semiconductors over the four
(P,Q) quadrants were computed and they are respectively presented in
Figure 8.15. The left-sided graphs show the average switching frequency
(≈ 150 Hz) and the capacitor’s voltage range for each apparent power
flow conditions (S in GVA represented in different colors). Regarding
the switching frequency vs. the capacitor’s voltage limits graphs, as the
apparent power flow is reduced, the correspondent capacitor’s voltage
ranges are becoming more concentrated around a particular δ point.
On the second axis, the power losses as a function of the apparent S
and active power P flow are presented. For the same apparent power,
the fact that the active power is modified, it means that the reactive
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Figure 8.15: Power losses generated by the MMC’s semiconductors over
the four power quadrants: (a) quadrant 1- Q1, (b) quad-
rant 2- Q2, (c) quadrant 3- Q3 and (d) quadrant 4- Q4.
266
8.3 Semiconductors power losses model for HVdc applications
power is being appropriately adjusted. As previously argued, as the
active power is reduced, the stress of the semiconductors is scaled down
which dissipates less power over the time.
As discussed in Section 8.2, the converter is more efficient on the
rectifier (quadrants 2 and 3) than the inverter mode (quadrants 1 and
4). This occurs due to the fact that, on the correspondent 2 and 3
quadrants, the average number of conducting diodes over a grid period
is larger than the IGBTs, and the non-controllable devices have a lower
on-state voltage, which generate less power losses.
The methodology mentioned in Section 8.3.2 used to deduce either
the generic expression, as well as, its parameters to describe the losses
model Ploss in respect to the combination (Sflow, Pflow, fsw ≈ 150 Hz)
was again employed. The power losses retrieved by the MMC on the
power quadrant 2 that is illustrated in Figure 8.15(b) were reconsidered
in Figure 8.16. Then, it was emphasized by means of the yellow circles
the relation between the semiconductor power losses vs. active power
flow (yellow circles for Sflow= 1 GVA) in Figure 8.16(a), as well as,
the semiconductor power losses vs. apparent power flow (yellow circles
for Pflow= 0.1 GW) in Figure 8.16(b). These two individual relations
were used to deduce the mathematical model Ploss(Sflow, Pflow) over
the four power quadrants of operation. Further, as Figure 8.16(a) il-
lustrates, for the constant value of Sflow presented, the losses retrieved
by the {P,Q} ratio is efficiently modeled as a cubic expression. In op-
position, as shown in Figure 8.16(b), for the same active power flow of
0.1 GW, the semiconductor power losses vs. the apparent power flow
Ploss(Sflow) is competently modeled as a quadratic expression. Thereby,
the Ploss(Sflow, Pflow) outcome is depicted as:
Ploss(Sflow, Pflow) =
(
a1S
2
flow + a2Sflow + a3
)
P 3flow
+
(
b1S
2
flow + b2Sflow + b3
)
P 2flow
+
(
c1S
2
flow + c2Sflow + c3
)
Pflow
+
(
d1S
2
flow + d2Sflow + d3
) (8.16)
Consequently, the Levenberg-Marquardt optimization algorithm was
again used to determine the values of the coefficients (aγ , bγ , cγdγ) which
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Figure 8.16: Impact of ac power flow conditions on the overall semicon-
ductors power losses: (a) Ploss vs. Pflow and (b) Ploss vs.
Sflow.
best characterizes the MMC efficiency over the four power quadrants
[178]. According to the model formulation, the independent variables
P and S have intrinsic limits which validates the conferred model, such
as:
 S must be within the [0.1, ..., 1] GVA;
 The P must be inward the interval defined P ≤ S and P ≥ 0.1S.
The deduced model is presented in Table 8.34. The model’s accuracy
4The Ploss(S, P ) model addresses the power losses in [MW] as a function of
the combination of (S in [GVA],P in [GW]). In order to normalize the corre-
sponding model (Ploss(S, P ) in %) its coefficients should be multiplied by 0.1
(100%/1000MW).
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for each particular power quadrant is presented from Figure 8.17 to
Figure 8.20, from the first to fourth quadrant respectively.
Power quadrants (see Figure 8.9)
Q1 Q2 Q3 Q4
Parameters [pu] [pu] [pu] [pu]
Ploss(Sflow, Pflow) model a1 1.536e−3 −6.333e−4 2.850e−3 −1.054e−3
a2 −5.259e−4 4.161e−4 −10.530e−3 5.022e−3
a3 −1.333e−3 −1.159e−4 10.200e−3 −2.899e−3
b1 −2.607e−3 1.515e−3 3.839e−3 −8.540e−7
b2 2.969e−3 −3.668e−4 −3.053e−3 −3.867e−3
b3 1.064e−3 −8.592e−4 −4.971e−3 2.478e−3
c1 −7.282e−5 −2.123e−3 −2.658e−3 −7.591e−4
c2 −5.397e−5 2.551e−3 4.874e−3 2.899e−3
c3 4.923e−4 −3.571e−4 −9.094e−4 −7.508e−4
d1 1.889e−3 1.752e−3 1.686e−3 2.007e−3
d2 3.346e−3 3.210e−3 3.738e−3 3.501e−3
(Sbase= 1 GVA) d3 3.644e−4 3.828e−4 5.000e−4 5.251e−4
Table 8.3: Semiconductors power losses model coefficients for the fixed
switching frequency operation of the converter.
The semiconductors power losses model was deduced, for a fixed
switching frequency of 150 Hz, over the four power quadrants and they
are respectively illustrated in the Figures 8.17(a), 8.18(a), 8.19(a) and
8.20(a). It is worth reinforcing that the model’s coefficients (aγ , bγ , cγdγ)
were optimized for the previously mentioned domain defined as (0.1 ≤
S ≤ 1) GVA and (0.1S ≤ P ≤ S) GW. Therefore, depending on the
power quadrant that the converter is operating, the combination be-
tween the apparent and active power flows can lead to power losses
of roughly around 1 MW (shaded in dark blue) to 7 MW (shaded in
dark red). Thus, if the model is normalized in respect to its nominal
conditions, for the same inputs, the correspondent power losses vary
from 0.1% to 0.7%, which corroborates the efficiency reduction com-
puted by this VSC-HVdc solution when compared to the previous VSC
generations.
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Figures 8.17(b), 8.18(b), 8.19(b) and 8.20(b) compare the discrete
data points retrieved by the MMC’s simulation and the model pro-
posed. As depicted, the mathematical expression presented is capable
of sharply describing the semiconductor’s power losses over the four
power quadrants. For sake of clarity and according to the proposed
model, if the converter is operating as a rectifier and exchanging 0.5
GW/ 0.33 Gvar (inductive) from its ac grid, the converter is accord-
ingly operating on the second power quadrant (see Figure 8.9). Then,
the group of constants of the power quadrant 2 should be embraced to
estimate the power losses generated by the MMC’s semiconductors:
P puflow =
Pflow
Sbase
= 0.5 pu
Spuflow =
Sflow
Sbase
=
√
P 2flow +Q
2
flow
Sbase
= 0.6 pu
⇒
⇒

Ploss(S
pu
flow, P
pu
flow) =
(
a10.6
2 + a20.6 + a3
)
0.53
+
(
b10.6
2 + b20.6 + b3
)
0.52
+
(
c10.6
2 + c20.6 + c3
)
0.5
+
(
d10.6
2 + d20.6 + d3
)
= 0.003 pu
(8.17)
In this view, for the presented operating conditions, the mathemat-
ical model estimates that the MMC semiconductors are dissipating 3
MW/0.003 pu of power losses, which is confirmed in Figure 8.18(b).
The accuracy of the proposed model can be validated in accordance
to the individual residuals between the real and estimated points, which
are presented in the Figures 8.17(c), 8.18(c), 8.19(c) and 8.20(c). Re-
gardless of the power quadrant, whenever the apparent power is higher
than 0.3 GVA, the mathematical expression can estimate the power
losses of the converter with a relative error up to 3%, which meticu-
lously represents the efficiency of the converter. In the scenarios where
the apparent power is not higher than 0.3 GVA, the power loss model
presents an almost negligible offset to the real data set points, which in-
creases the relative errors in this area. This occurs because for S ≤ 0.3
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GVA the data sets are more concentrated, particularly for S=0.1 GVA,
which is more difficult to reach a better closeness at these points with-
out compromising the model’s accuracy at higher power flow operation
of the converter. Taking into account the scenario in which the model
carries the highest residual, particularly ≈ 8.2 %, that occurs for the
converter operation in the rectifier mode with S=0.1 GVA and P=0.1
GW (quadrant 2), the semiconductor’s power losses is roughly 0.76 MW,
whereas the model estimate 0.7 MW. Hence, the 8.2 % refers to a devi-
ation of only 60 kW. Although the deviation is relatively high, since it
refers to very low power flow scenarios, under these circumstances the
relative error that characterizes the converter operation is considered
to be negligible.
8.4 Conclusions
In the present day, multi-terminal HVdc grids are a viable solution
to transport energy to remote and/ or distant areas. The operation
of such grids and their efficiency depends, among other things, on the
converter power loss knowledge. Therefore, to be able to optimize the
power flows in multi-terminal dc networks, it is necessary to recognize
its efficiency for different points of operation.
In terms of the on-state losses of the MMC, this was explored under
different operating conditions. In accordance with the results, there
is an highly asymmetric power loss distribution over the MMC’s cells
semiconductors. The lower switch of the half-bridge-based submodule
(HFSM) is responsible for generating several times more losses than the
upper switch. Therefore, a slightly improvement in the voltage drop of
the HBSM’s lower switch can have a great impact on the converter
global efficient.
The power losses generated by the modular multilevel converter is
strongly dependent on the cell selection strategy adopted. Therefore,
by electing a state of the art MMC selective control of the cells and ac-
cordingly a modern estimation method to quantify the semiconductors
losses, the converter efficiency was modeled according to two operat-
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ing scenarios. The active power exchange with the electrical grid, over
a considerable switching frequencies range was taken into account as
the first scenario. A polynomial-based expression, whose parameters
were optimized according to the Levenberg-Marquardt method, was
proposed to describe the converter losses generation Ploss when it oper-
ates between 0.1 to 1 GW (unity power factor) Pflow, and accordingly to
the switching frequency selected fsw, resulting in the Ploss(fsw, Pflow)
model. Moreover, at the second stage, several combinations of (P,Q)
were considered, nonetheless, maintaining the average switching fre-
quency of the converter cells fixed to the 150 Hz value, which accord-
ingly to the literature is the typical switching frequency of the SMs in
real applications. Then, a second polynomial-based expression was de-
scribed and proposed to outline the converter efficiency over the power
quadrants defined by the direction of (P,Q). The resultant models,
as presented, can accurately match the converter losses with the max-
imum absolute error ≤ 3%, which is an exceptional estimator of the
power losses produced by the modular multilevel converter.
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MMC-HVdc in STATCOM mode
The challenges of adopting multi-terminal HVdc schemes are being
advanced due to the HVdc technology development [179, 180]. Thank-
fully to the introduction of the modular multilevel converter (MMC)
in the HVdc field, among other reasons, the multi-terminal dc schemes
are no longer an illusion, but a reality [27]. With this achievement,
the creation of an European dc super grid composed of interconnected
smaller dc grids, with different configurations is expected in a long-
term [15,57,181,182].
In case of a strongly interconnected ac and dc network, the dc trans-
mission grids are expected to be re-structured over time in order to max-
imize power transmission efficiency [164, 183]. In this vision, in some
grid configurations, it is eventually more efficient to transmit power in
ac than dc. Therefore, some of the existing HVdc-based MMCs could be
sectioned and consequently isolated from the dc grid. Hence, by endow-
ing those MMC-based dc grid converters with the static synchronous
compensation (STATCOM) operating mode, they become more valu-
able whenever they get split from the correspondent dc grid.
Several STATCOM structures have been proposed in the literature for
medium voltage [184, 185] and high voltage applications with different
voltage source converter structures. A MMC with cluster of bridge-cells
connected in star or delta can be found in [130, 186–190]. Moreover,
the MMC in STATCOM mode can be found in the literature with a
chopper cells-based structure for a three and four phase-based schemes
[184,191,192]. Hence, dedicated MMC designs to operate in STATCOM
mode are found in the literature.
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This work studies the degrees of freedom of a MMC that was designed
for high voltage dc transmission applications, and, whenever it is sec-
tioned from its dc grid and it is equipped with the STATCOM mode.
Once the converter becomes split from a dc grid, its dc voltage target
become flexible, and can be altered to guarantee a better performance
of the converter. In the converter control perspective, several options
are available to modify its dc voltage value, such as the modification
of the individual voltages of the capacitors and/or the mean voltage
generated on the converter arms. The converter performance in terms
of switching frequency, capacitor voltage ripple and number of voltage
steps in its output is analyzed and presented.
9.1 HVdc-based MMC in the STATCOM
operation mode
As mentioned, in a futuristic vision, large and interconnected ac and
dc grids should have a flexible arrangement in order to optimize the
power transfer from generation until consumption. According to ac
and dc grid planning, some of the VSC can be isolated for the dc grid
by opening the dc breakers. Those HVdc-based MMCs can be used to
provide ac grid support, as managing the reactive power flow with the
ac network.
According to the MMC nature, if it needs to be isolated from its
dc grid by means of mechanical breakers, as pointed out in Figure 9.1,
there is no specific requirement for the voltage across the dc terminals of
the converter, as long as the converter can still synthesize the necessary
ej voltage in order to control the active and reactive power flow at the
point of common coupling (PCC).
Considering the STATCOM operation mode, the converter can en-
hance an alternative performance by adjusting the voltage across the dc
terminals. Figure 9.2 emphasizes the fact that the mean voltage across
the converter arms can be modified, which intrinsically varies the volt-
age across its dc terminals. As discussed in Chapter 3, whenever the
converter is connected to a dc grid, the converter control handles the
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Submodule Arm Phase Unit
SM1
SM2
SMN
Larm
Larm
SM1
SM2
SMN
SM1
SM2
SMN
Larm
SM1
SM2
SMN
Larm
SM1
SM2
SMN
SM1
SM2
SMN
Larm Larm
Lgrid
Cable +
Cable -
... ... ...
... ... ...
C+
-
+
-
SM
S1jki
Sjki
Sjki U jki
U jkic
S2jki
Breaker
j Addresses the phase unit  
 j ϵ {a, b or c} 
k Addresses the converter arm 
 k ϵ {U: upper or L: lower} 
i Addresses the component location 
 i ϵ {1,…,N} 
 
Figure 9.1: Structure of a three-phase MMC.
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(a) MMC in HVdc interconnected mode.
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(b) MMC in isolated mode (STAT-
COM).
Figure 9.2: HVdc-based MMC operating in interconnected or isolated
from the dc grid.
dc bus voltage by means of the homopolar current component of the
differential current. But, in contrast, when it becomes split from the dc
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grid, no homopolar current will flow. Thus, the internal state control
of the converter is then updated to the one illustrated in Figure 9.3,
whereas, the control scheme of the converter interactions with the ac
grid are the remained unchanged.
The voltage variation at the dc bus of the converter can be accom-
plished in different ways, leading to different performances of the con-
verter. Combining (3.10) and (3.34), and rewriting them to (9.1), it can
be deducible that the MMC’s dc-bus voltage can be directly handled by
a proper management of the common values of the mjUU
Σ
jU and mjLU
Σ
jL
components, when it operates in the isolated mode. Moreover, the fact
of varying the common values of the mjUU
Σ
jU and mjLU
Σ
jL components,
it does not affect the interactions between the converter and its ac grid,
as they are canceled at the converter’s emf ej .
UDC = udiffj +
mjUUΣjU︸ ︷︷ ︸
ujU
+mjLU
Σ
jL︸ ︷︷ ︸
ujL
 (9.1)
The fact of the MMC being isolated from its dc grid means the dc-
bus voltage becomes dependent on the total voltage sum of the stack’s
SMs UΣjk. Hence, the direct modulation should be conjointly upgraded.
Therefore, the Udc measurement in (3.16) is then replaced by a quarter
of (UΣjU + U
Σ
jL)
1 (9.2).
m∗jk =
1
2
UΣjU + U
Σ
jL
2
−
u∗diffj
2
± e∗j
UΣjk
=
1
2
+
±ej −
udiffj
2
UΣjk
(9.2)
1In (9.2) it is considered that UΣjU = U
Σ
jkL = U
Σ
jk.
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Hence, in accordance with what was emphasized and with (9.1), once
the converter gets isolated from the dc grid, several scenarios are avail-
able to synthesize the converter’s dc-bus voltage. They are enumerated
as:
1. The pole to pole voltage at the dc bus can be imposed to be
equal to the interconnected mode (no changes in the converter
performance). Then, the stack modulation index mjk and its
stored energy is remained equal to the interconnected mode.
2. The dc bus voltage is reduced by means of decreasing the average
value of mjk. This is done by adding a variable k into the arms
voltage modulation and according to its value (0 ≤ k ≤ 1), the
mean value of mjk is varied (9.3).
mjk(t) =
k(t)
(
UΣjU + U
Σ
jL
4
)
± ej(t)−
udiffj(t)
2
UΣjk(t)
where k(t) ≤ 1
= k(t)
1
2
+
±ej(t)−
udiffj(t)
2
UΣjk(t)
(9.3)
If it is imposed that k equals 1, the mean value of the arm modu-
lation remains equal to (1/2), which become equal to the already
presented scenario 1. The minimum value of k depend on the grid
voltage peak.
3. The dc voltage is increased2 or decreased accordingly to the UΣjk
value. If the converter absorbs or injects the required or the energy
surplus from or to the ac grid, it directly impacts on the UΣjk value.
At this stage it is considered that the value of k is equal to 1, and
therefore the modulation index is centered in (1/2).
2In the scenario that UΣjk increases, the energy stored in each submodule is also
increased. Hence, its uppermost value is defined accordingly to the most critical
voltage-dependent device in the SM, i.e., sensors, capacitors, semiconductors, etc.
In this study, it was considered that the voltage sum UΣjk could be increased by
5% above the nominal conditions.
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Table 9.1: Circuit parameters of the MMC.
Parameters Notation Value
Number of submodules/arm N 400
Rated active power P 1.0 GW
Rated reactive power Q 300 Mvar
Line voltage ULL 333 kV
dc-bus voltage Udc ± 320 kV
Cell capacitance (35 kJ/MW) C 11.4 mF
Nominal submodule voltage Unom 1.6 kV
Arm inductance Larm 50 mH
Grid Inductance Lgrid 50 mH
Parasitic resistance of the inductors R 0.1 Ω
Sampling frequency fs 10 kHz
Cell selection method HATB Band 3%
IGBT device model ABB 5SNA2000K450300
4. The dc voltage is increased2 or decreased by a simultaneous man-
agement of either in the k(t) (9.3) and UΣjk values.
It was considered that the value of k(t) is equal for the six stacks and
MMC energy is equally distributed among the six stacks. Moreover, it
was also assumed that the three-phase system of the network is bal-
anced. Each particular condition enumerated has a particular impact
on the converter operating performance, which is analyzed in the next
section.
9.2 Case study
The aforementioned four operating scenarios of the HVdc-based MMC
in STATCOM mode are validated in this section. The MMC model
adopted was based on the parameters presented in the Table 9.1. As
the table shows, the HVdc converter is designed to store 35 MJ in all
its capacitors and it also manages up to 1 GW/ 300 Mvar in its ac
bus. Moreover, at nominal conditions the SMs states can be managed
to synthesize voltages up to 640 kV in each stack of SMs, which is also
the nominal pole-to-pole voltage at the dc side of the converter. Par-
ticularly, in the islanded mode, the possible options for the pole-to-pole
voltages at the dc side of the converter are listed bellow:
1. The voltage at the dc bus can be either controlled to be equal to
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640kV, or to be reduced, as shown in Figure 9.4. Until t=1.1 s,
the converter is controlled in order to impose the voltage across
its dc terminals equal to the nominal conditions. Later on, the dc
voltage was reduced to 576 kV by changing the k factor from 1
to 0.9. This event adjusted the average voltage of the converter
arms without affecting its energy storage, internal currents and
the ac grid interactions.
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(a) MMC voltages in the upper and lower arms (phase unit a).
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(b) Energy storage at the upper and lower arms (phase unit a).
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(c) Three-phase currents at PCC.
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(d) Differential currents flow on the converter legs.
Figure 9.4: HVdc-based MMC in the STATCOM mode with reduced dc
voltage (k is reduced from 1 to 0.9).
2. The dc voltage can be changed by enhancing the converter with
additional energy (if possible) which will boost the voltage across
each SM and correspondingly the maximum voltage vector mag-
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nitude applicable to each stack UΣjk >640 kV. In opposition, the
MMC capacitors can be slightly discharged, hence, reducing the
magnitude of the vector UΣjk to values lower than 640 kV. Figure
9.5 shows the dynamics of the converter whenever the energy stor-
age target is reduced from 35 MJ to 28 MJ and the arm maximum
voltage vector is then reduced from 640 kV to 576 kV (whereas
k is equal to 1). Until t=1.2 s, the converter is operating with
its nominal conditions and afterwards, its energy surplus is in-
jected into the ac grid. During this transient (≈ 100 ms), internal
currents are flowing on the converter to guarantee symmetrical
energy distribution among the six stacks of the converter until
the steady-state is achieved.
3. Finally, the remaining solution is to settle the dc voltage on the
dc-side of the converter by acting simultaneously on the energy
storage (varying UΣjk) and on the k factor as illustrated in Fig-
ure 9.6. Until t=1.1 s the converter was operating with nominal
conditions and at that instant k was changed from 1 to 0.9 (af-
fecting the average arm voltage). Later on, at t=1.2 s, the vector
magnitude UΣjk was respectively reduced to 90% of their nominal
conditions.
Several combinations of the average voltage imposed across the stacks
ujk and the energy storage of the converter (function of U
Σ
jk, can lead to
the same voltage across the dc terminals of the converter (9.1). How-
ever, each particular aggregation leads to very peculiar results, which
are consequently analyzed. The converter performance assessment was
done by varying k from 1 to 0.8 and the amplitude of UΣjk from 1.05
to 0.85 pu. The parameters analyzed were the capacitor voltage sum
ripple (ripple in UΣjk), the number of arms voltage levels and the average
switching frequency of the SMs. Thus, the results are summarized in
the Table 9.2.
It should be emphasized that during the STATCOM operation, no
active power is flowing on a permanent basis (only to compensate the
losses). Moreover, the converter can handle up to the nominal 300
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(a) MMC voltages in the upper and lower arms (phase unit a).
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(b) Energy storage at the upper and lower arms (phase unit a).
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(c) Three-phase currents at PCC.
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(d) Differential currents flow on the converter legs.
Figure 9.5: HVdc-based MMC in the STATCOM mode with reduced
energy condition (UΣjk downgraded to 576kV).
Mvar of reactive power flow with the network. Moreover, the converter
stores 35 MJ which is subdivided equally in all its submodules and
imposes approximately 640kV between its dc poles. In this scenario,
its performance is characterized by generating 297 voltage steps at the
arms and the SMs were being rotated at a rate of approximately 69 Hz.
Then, by varying either the k factor or the energy that is stored on the
converter, those values are changed, which indicate that the converter
was moved towards a distinct operating point.
The reduction of the k factor, besides reducing the average voltage of
the converter arms, directly impacts the average number of active SMs
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(a) MMC voltages in the upper and lower arms (phase unit a).
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(b) Energy storage at the upper and lower arms (phase unit a).
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(c) Three-phase currents at PCC.
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(d) Differential currents flow on the converter legs.
Figure 9.6: MMC-HVdc-based STATCOM in non-nominal conditions
(UΣjk downgraded to 576kV and and k reduced to 0.9
respectively).
in each particular stack. The reduction of the mean voltage synthesized
on the converter arms is accomplished by the linear reduction of the av-
erage number of capacitors inserted in each arm. As Figure 9.4 shows,
in order to synthesize a 640 kV across the dc terminals of the converter,
the mean voltage of the arms were put around 320 kV (N/2 inserted ca-
pacitors). Affecting k with the value of 0.9, linearly reduces the average
number of active capacitors to (0.9N/2), and the dc voltage to 576 kV
(0.9 pu). In practice, with the reduction of the average number of active
SMs, fewer capacitors will be needed to synthesize the same ac voltage
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Table 9.2: MMC performance under the presented operating scenarios.
Udc
factor
Notation UΣjk = 544kV U
Σ
jk = 576kV U
Σ
jk = 608kV U
Σ
jk = 640kV U
Σ
jk = 672kV
WΣjk = 25MJ W
Σ
jk = 28MJ W
Σ
jk = 32MJ W
Σ
jk = 35MJ W
Σ
jk = 39MJ
1.00
Dc-bus voltage (kV) 543 575 607 639 671
Switching frequency (Hz) 75 72 71 69 67
Number of levels 351 331 313 297 283
Ripple in UΣjk (kV) 41.1 41.1 41.1 41.1 41.1
0.95
Dc-bus voltage (kV) 516 546 577 607 638
Switching frequency (Hz) 75 72 70 69 67
Number of levels 349 329 312 296 282
Ripple in UΣjk (kV) 39.1 39.1 39.1 39.1 39.1
0.90
Dc-bus voltage (kV)) 489 518 546 575 604
Switching frequency (Hz) 75 73 70 69 64
Number of levels 348 328 311 295 281
Ripple in UΣjk (kV) 37.0 37.0 37.0 37.0 37.0
0.85
Dc-bus voltage (kV) 461 489 516 543 570
Switching frequency (Hz) 74 72 71 64 62
Number of levels 346 326 309 294 280
Ripple in UΣjk (kV) 34.9 34.9 34.9 34.9 34.9
0.80
Dc-bus voltage (kV) 441 460 485 511 537
Switching frequency (Hz) 68 70 64 61 61
Number of levels 341 326 309 294 280
Ripple in UΣjk (kV) 34.5 32.9 32.9 32.9 32.9
waveform. Under these circumstances, a smaller number of capacitor
rotations is acquired because less capacitors hit their imposed limits.
The reduction of the rotating events of the cells also translates into the
decrease of the converter’s switching frequency. Moreover, if there are
less capacitors used over a fundamental grid cycle, it also translates in
the reduction of their voltage ripple.
The variation of the converter’s energy storage directly influences the
pole-to-pole voltage of the converter, as emphasized in the gray-scale
row of the Table 9.2. As the converter stores less energy, which accord-
ingly affects UΣjk, the modulation index of its arms should increase in
order to synthesize the same ej voltage (9.3). This fact correspondingly
leads to a higher number of voltage steps present on the arm voltages,
which properly ensures a higher switching frequency of the cells.
The impact of the k factor, as well as, the amplitude of stack voltage
UΣjk were normalized in respect of the converter nominal conditions and
they are illustrated in Figure 9.7. Observing the impact of both factors,
although some values generate the same dc voltage, it is clear that the
converter performance is affected in different ways. It is evident that the
reduction of the mean voltage of the arms has a significant impact on the
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Figure 9.7: Impact of the (a) k and (b) UΣjk values on the STATCOM
performance.
switching frequency and voltage ripple reduction. By contrast, reducing
the energy storage of the converter, significantly increases the number
of voltage levels produced in each stack, which directly increases the
power quality of the converter, with the cost of increasing the switching
frequency of the converter. On the other hand, if the converter can
safely withstand higher voltage amplitudes than UΣjk=640 kV in the
respective arms, it is also an interesting option. Besides enabling a
higher energy storage, this action also reduces the average switching
frequency of the converter due to the capacitor’s voltage increase.
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Under the circumstances, in one way, the k factor can be used to
increase the converter efficiency, as well as the reduction of the voltage
ripple of the capacitors. On the other hand, the energy storage of the
converter can be handled in such a way that increases the number of
voltage levels on the arms, which outlines the power quality increase of
the converter. However this option compromises the average switching
frequency of the converter. Depending on the performance goal, the
combination between both options are also valid.
9.3 Conclusions
In a futuristic vision, a deeply interconnected ac and dc network
is expected which would be re-structured over the time in order to
maximize the power transmission efficiency. In some grid configurations,
grid-tied inverters can eventually become isolated from the dc grid by
means of breakers and enhancing those converters with the STATCOM
functionality increases their value and its operation should be studied.
Once the HVdc-based MMC gets isolated from the dc grid, the pole-
to-pole voltage at the dc side can be settled to increase its performance
when compared to its nominal operating conditions. Specifically, the
increase of the converter efficiency, power quality or energy storage were
aspects analyzed in this work.
Essentially, it is demonstrated that the dc voltage across the con-
verter terminals can be settled by either varying the energy storage of
the converter, by varying the mean voltage that is generated on the con-
verter arms, or by handling both. The reduction of the mean voltage of
the arms, and accordingly on its dc-bus voltage side, has a significant
impact on the switching frequency and voltage ripple reduction. On
the other hand, the number of voltage steps generated on the converter
arms can be enlarged by reducing its energy storage, improving then
its power quality. Hence, depending on the performance needed for the
STATCOM-MMC, the suitable solution should be selected.
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Conclusions
Several studies for improving the operation of the modular multilevel
converters (MMC) have been presented in this thesis. This chapter
details the main findings throughout the thesis and it includes directions
for future work.
10.1 Contributions
The contributions are detailed per chapter.
 In Chapter 3 the methodology used to control the converter is
presented. In addition, the control scheme is complemented with
a step-by-step procedure to design all the controllers embraced.
Moreover, it is pointed out that it is feasible to internally move
energy between the converter stacks.
 In Chapter 4 the need to achieve faster models to obtain fast
and accurate results for power system studies is discussed. Con-
sequently, two modeling techniques are proposed that significantly
reduce the simulation time lengths without severely compromising
their accuracy. The time span reduction of the proposed models
comes with the cost of not representing the individual voltages
of the capacitors. However, from the power system operation
perspective, the knowledge of the individual voltages across the
capacitors is not relevant.
 In Chapter 5 the feasibility of aggregating several modulation
techniques with the zero sequence signals (ZSS) to synthesize the
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voltage across the converter arms is studied. This study reveals
that the presence of the ZSS on the arm voltage modulation has an
higher impact on the converter performance than the methodology
followed to modulate the converter voltage. Then, it is verified
that the nature of the ZSS influences the converter behavior differ-
ently. Therefore, depending on the ZSS nature selected, different
parameters of the MMC can be improved, namely the converter
efficiency, voltage ripple across the capacitors and/or the total
harmonic distortion factors of its ac variables.
 Chapter 6 is dedicated to the MMC performance when the volt-
ages across its arms admit a discontinuous ZSS (D-ZSS). A method-
ology is proposed to reduce or even eliminate the need of introduc-
ing capacitors on the arm current path whenever the load stress
of the semiconductors reaches its uppermost value. The proposed
D-ZSS enables the reduction or elimination of switching events
on the MMC arms over a 60 degrees intervals. By aligning this
switch-less intervals with the instants that the arm current reaches
its maximum point a considerable power loss amount is reduced.
 In Chapter 7 two hybrid selective strategies are proposed to ro-
tate the inserted capacitors on the MMC stacks (HCTBsort and
HATBsort). Those algorithms were compared to other schemes
already presented in the literature. Then, the HCTBsort is char-
acterized by the global reduction of the semiconductor’s power
losses and the large exploitation of the capacitor’s limits. On the
HATBsort, depending on the strategy that is compared with, it
can also increase the converter efficiency.
 In Chapter 8 the power dissipated on the semiconductors of the
MMC is analyzed. It is demonstrated that there is a great asym-
metric losses distribution between the upper and lower switches
of the half-bridge cell. Furthermore, a polynomial-based expres-
sion is proposed that can describe the power losses produced by
the semiconductors as a function of the operating conditions of
the converter. The proposed model can be used in optimal power
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flow (OPF) studies and it estimates the semiconductors power
losses with high accuracy.
 In Chapter 9 the degrees of freedom of the HVdc-based MMC
that is endorsed with the STATCOM mode of operation is ana-
lyzed. Once a MMC is demanded to be isolated from its dc grid,
by adjusting the voltage across its dc terminals, an improved ex-
ploitation of the converter is attained. Particularly, the dc voltage
management can lead to a more efficient operation of the con-
verter, as well as the capacitor voltage ripple reduction, which
might contribute to a longer life-time of its devices.
10.2 Future work
The modular multilevel converter is one of the most promising tech-
nologies for HVdc transmission. It is a relatively new technology and
there is still much research to do in many different parts in this field.
The work developed on this thesis, has raised several research lines
for future work. Given this, the future research lines are described by
chapter:
 Chapter 3
– Replacement of the notch filters by the inverse model of the
converter to improve the dynamic behavior of the control
strategy.
– Test the control design on an MMC experimental platform.
 Chapter 4
– Include the type 1 and 2 models on the accuracy analysis of
the models presented;
– Ratify the accuracy of the modeling techniques analyzed with
a small-scale laboratory implementation of the converter.
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 Chapter 5 and 6
– Analyze the impact of aggregating the presented arm volt-
age modulation techniques with other selective control tech-
niques on the converter performance.
– Expand the analysis performed by including other arm volt-
age modulation strategies.
 Chapter 7
– Include and analyze the impact of the dead-time applied to
the switches of the half-bridge-based submodules on the av-
erage switching frequency of the converter.
– Include a communication delay between the voltage sampling
of the capacitors placed at the submodules and the control
structure.
 Chapter 8
– Analyze the impact of having different converter parameters,
such as the ac and dc bus voltages, on the mathematical
model proposed.
– Perform the economical-technical comparison of building the
half-bridge submodules of with equal or different semicon-
ductor features in the upper and lower switches.
 Chapter 9
– Investigate the minimum dc-voltage value that can be syn-
thesized on the MMC in STATCOM mode during an ac fault
event.
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Appendix A
INELFE Interconnector
The first HVdc interconnection between Spain and France was com-
missioned in 2015 and was entitled INterconnexion ELectrique France
Espagne (INELFE). This interconnector allowed the reinforcement of
the Iberia peninsula’s power system. This project permits to dispatch
the excess of renewable energy generated in Portugal and Spain towards
other European countries. With this achievement, the Iberia peninsula
power system become more reliable and the security of supply to con-
sumers was increased.
The interconnector is composed of two identical and independent
HVdc transmission circuits that link the Santa Llogaia (Spain) and
Baixas (France) substations as displayed in Figure A.1. These redun-
dant power circuits are managed by the corresponding transmission
system operators (TSOs) involved, specifically the REE (Red Ele´ctrica
de Espan˜a) and RTE (Re´seau de transport d’ Electricite´).
The innovation of this project concerns power rating and nature of
the converter stations which are based on the state of the art solution of
the VSC-HVdc technology, the modular multilevel converter (MMC).
Each link can transmit up to 1 GW in any direction, which yields to an
overall transmission capability of 2 GW between the two countries. In
addition, each converter station can manage up to 300 Mvar of reactive
power at the corresponding ac grid bus. Since, this MMC-HVdc-based
link holds the dc power transmission rating record, the parameters of
the INELFE terminals were used for studying the details of the MMC
in this thesis. The converter details are presented in Table A.1.
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Table A.1: Circuit Parameters used in simulation
Parameters Notation Value
Number of submodules/arm N 400
Rated active power P 1.0 GW
Rated reactive power Q 300 Mvar
Line voltage ULL 333 kV
dc-bus voltage Udc ± 320 kV
Cell capacitance (35 kJ/MW) C 9.4 mF
Nominal submodule voltage UNSM 1.76 kV
Rated submodule voltage URSM 4.5 kV
Arm inductance Larm 50 mH
Grid Inductance Lgrid 50 mH
Parasitic resistance of the inductors R 0.1 Ω
Sampling frequency fs 10 kHz
IGBT device model ABB 5SNA2000K450300
Press Pictures Siemens AG
Figure A.1: Global scheme of the INELFE interconnector.
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(a)
Press Pictures Siemens AG
(b)
Figure A.2: Santa Llogaia substation of the INELFE interconnector:
(a) panorama view and (b) layout diagram.
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Appendix B
Controllers design
Once a mathematical model is discovered that describes the behavior
of a process, the design of the corresponding the control scheme becomes
feasible. This appendix presents the methodology followed to design a
controller C(s) in such a way that the corresponding system’s transfer
function T (s) has a first or second order response, whenever it is excited
by a step function. A classical feedback-based control scheme is depicted
in Figure B.1.
X*(s)+
-
X(s)
G(s)C(s)
ε(s)
L(s)
Figure B.1: Classical closed-loop control system defined in Laplace
domain.
where:
X∗(s) is the target value of the variable X(s),
(s) is the error between target and actual values of X(s).
C(s) is the controller’s transfer function,
G(s) is the transfer function of the process requiring control,
L(s) is the open-loop transfer function ((s) to X(s)).
The closed-loop transfer function of a system is typically defined as:
T (s) =
L(s)
1 + L(s)
(B.1)
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The classification of the system’s transfer function T (s) in this thesis
was based in first and second order. As the name suggests, this clas-
sification concerns the response behavior of the system, which will be
detailed in the following sections.
B.1 First order systems
In order to achieve a first-order-based closed-loop system response,
T (s) should be defined as (B.2). Under these circumstances the open-
loop transfer function L∗(s) should be consequently defined as (B.3),
which is emphasized in Figure B.2.
T (s) =
X(s)
X∗(s)
=
1
τs+ 1
(B.2)
L∗(s) =
1
τs
(B.3)
where τ is the time constant of the system response.
X*(s) +
-
X(s)1
τs
1
(τs+1)X
*(s) X(s)
Figure B.2: Block diagram of a generic first order response system.
The first-order systems are mathematically described as exponential
functions in time domain (B.4). Whenever a transfer function with the
form (B.2) is deduced, the only element requiring to be designed is the
corresponding time constant τ . The time constant value influences the
behavior of the system response as illustrated in Figure B.3. As the
time constant becomes smaller the system responds faster to a step-
based excitation. By defining a steady-state band of ±2% around the
final value of the transient response x∗(t), the relation between the
closed-loop system time constant and the correspondent settling time
Ts is deduced in (B.5).
X(s)
X∗(s)
=
1
τs+ 1
→ X(s) = 1
τs+ 1
1
s
L−1−−→ x(t) = 1− e(−t/τ) (B.4)
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Figure B.3: Impact of the time constant on the system behavior.
where L−1 is the inverse Laplace operator.
x(t) = 1− e(−t/τ)
x(Ts) = 1− 0.02 ⇒ Ts = −τ ln(0.02))
≈ 3.91τ
(B.5)
Thus, as the previous equation suggests, according to the desired
settling time Ts for a closed-loop system, the value of τ is directly given
by Ts/3.91 s. As a consequence, it can be determined the constants
of the controllers in such a way that the open loop transfer function is
given by (1/τs).
Next, lets assume that the process G(s) is required to be controlled
with the controller C(s), as defined in (B.6) and presented in Figure
B.4.
G(s) =
b
s+ a
C(s) = kp +
ki
s
(B.6)
X*(s)+
-
X(s)b
(s+a)
ki
s
kp+
G(s)
ε(s)
C(s)
Figure B.4: Block diagram of a typical control scheme used in the thesis.
According to what was previously argued, in order to obtain a first
order response on the presented closed-loop system, the open-loop trans-
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fer function X(s)/(s) should be equal to (B.3). Under these circum-
stances, the constants of C(s) should be designed as:
X(s)
(s)
= C(s)G(s) = L∗(s)
(
kp +
ki
s
)(
b
s+ a
)
=
1
τs
→

kp =
1
τb
ki =
a
τb
(B.7)
B.2 Behavior of second order control systems
To reach a second-order closed-loop-based transfer function T (s) (B.8),
the required open-loop transfer function L∗(s) should be accordingly
defined as (B.9) (see Figure B.5).
T (s) =
X(s)
X∗(s)
=
ω20
s2 + (2ζω0) s+ ω20
(B.8)
L(s) =
ω20
s2 + (2ζω0) s
(B.9)
ω0
2
s(s+2ξω0)
X*(s) +
-
X(s) ω0
2
s2+s2ξω0+ω0
2
X*(s) X(s)
Figure B.5: Block diagram of a second order system.
The dynamic behavior of a second order system can be described
according to the damping ratio ζ and the natural frequency response
ω0 parameters. The second-order response of T (s) to a step change in
X∗(s) is classified according to ζ as:
 ζ = 0, the system response is designated as undamped. As the
name suggests, the system starts to perpetually oscillate whenever
the X∗(s) value is modified.
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 0 < ζ < 1, the system response is designated as under-damped
and the transient response trends to X∗(s) with an oscillatory
behavior.
 ζ = 1, the system response is critically-damped.
 ζ > 1, it is obtained an over-damped system response.
Figure B.6 shows the family of x(t) signals in response to the unit
step change x∗(t), for a selection of ζ values (ω0 = 5rad/s).
0 1 2 3 4 5 6 7 8 9 10
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
ω0t
x(t
)
ζ=0
0.2
0.4
0.60.8
1.0
2.0
Figure B.6: Impact of the damping ratio to the step response.
As the damping ratio increases the system responses become more
damped. Furthermore, as shown in the figure, for the under-damped
system response with ζ varying from 0.6 to 0.8 rapidly approaches the
steady-state condition.
Several combinations of ζ and ω0 lead to different responses and
should be designed in accordance with specific requirements as: rising
time (tr), peak time of the first overshoot (tp), settling time (Ts) and
overshoot (OS in %) (see Figure B.7). The second-order-based control
loops used in this work were designed to have a under-damped behav-
ior, whose design factors treated were the maximum overshoot allowed
in the system’s response and the corresponding settling time.
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0
1
tp
T
s
±2%OS (%)
0.9
0.1
t
rx
(t)
Time (s)
Figure B.7: System response x(t) to a normalized step change at x∗(t).
Taking into consideration that the closed-loop response x(t) reach
the steady-state operation whenever inside the (x∗(t) ± 2%) band, the
values of ζ and ω0 are respectively given by (B.10) and (B.11) [193].
ζ = − ln (OS/100)√
pi2 + ln2 (OS/100)
(B.10)
ω0 = −
ln
(
0.02
√
1− ζ2
)
ζTs
(B.11)
Over the thesis some block diagrams were presented in which the
process requiring to be controlled is characterized by a first-order model
G(s) (B.6) and the corresponding output was managed as the generic
scheme illustrated in Figure B.8.
ki
s
X*(s) +
-
X(s)
kp
+
-
b
(s+a)
G(s)C(s)
Figure B.8: Block diagram of a generic second order response system.
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The behavior of the closed loop system presented in the previous
figure is characterized by a classical second-order approach (B.12).
X(s)
X∗(s)
=
kib
s2 + s (bkp + a) + kib
(B.12)
To meet the design criteria, specifically the system’s damping ratio
(B.10) and natural frequency response (B.11), the constants kp and ki
assigned to the controllers (B.12) should be accordingly defined as:
X(s)
X∗(s)
=
kib
s2 + s (bkp + a) + kib
=
ω20
s2 + 2ζω0 + ω20
⇒
⇒
{
kib = ω
2
0
bkp + a = 2ζω0
(B.13)
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Notch filter design
The generic transfer function H(s) of a band-reject or notch filter in
the Laplace domain is given by (C.1) [194].
H(s) = H0
s2 + ω2z
s2 +
ωn
Q
s+ ω2n
(C.1)
where H0 is the gain of the filter at ω=0 rad/s. The ωz and ωn are the
so called zero and notch frequencies and Q is the quality factor of the
filter.
Depending on the relation between the zero ωz and notch ωn fre-
quencies, different filter designs may be obtained. The three cases are
enumerated below and presented in the Figure C.1.
 ωz > ωn: a low-pass notch filter is attained. It is characterized by
amplify the low frequencies and filter the zero frequency;
 ωz = ωn: a standard notch filter is obtained. It present an uni-
tary gain at low and high frequencies and its main function is to
reduce/eliminate the notch frequency from the spectrum;
 ωz < ωn: a high-pass-based notch filter is accomplished. In this
scenario, the low frequencies are cut down whereas at the high
frequencies the filter presents an unitary gain.
In the thesis, the standard notch filter was considered to reduce/eliminate
some harmonic frequencies from the measurement of particular variables
to improve the MMC control. In accordance with the transfer function
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Figure C.1: Notch filter design types.
of the notch filter, besides the design of the notch frequency (ωz = ωn),
it was also designed the quality factor of the filter. The quality factor
influences the performance of the filter, as illustrated in the Figure C.2.
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Figure C.2: Quality factor Q impact on the filter’s input signal: (a)
magnitude and (b) phase angle.
As illustrated, as the quality factor of the filter is increased, the band-
rejection of the filter becomes narrower and the phase angles of its input
signals become less perturbed. As a result of the narrower rejection
band and the phase angle change, the quality factor is being also acting
on the transient response of the filter. Whenever a input signal of the
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filter x(t) suffers a step-change, the dynamic behavior of the output
response of the filter y(t) is affected by Q, as exhibited in the Figure
C.3.
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Figure C.3: Quality factor impact on the notch filter transient response.
As presented in the previous figure, for a quality factor of 0.5, the
notch filter presents a damped response. In contrast, as the Q factor is
increased, more oscillating becomes its response.
The quality factors comprehended between 0.5 to 0.7 were considered
to have a good compromise between the filtering and dynamic behavior
features, which were the acceptable values used in the thesis.
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